Electrical characteristics of SRO-miss devices and their applications by Majlis, Burhanuddin bin Haji Yeop
Durham E-Theses
Electrical characteristics of SRO-miss devices and their
applications
Majlis, Burhanuddin bin Haji Yeop
How to cite:
Majlis, Burhanuddin bin Haji Yeop (1988) Electrical characteristics of SRO-miss devices and their
applications, Durham theses, Durham University. Available at Durham E-Theses Online:
http://etheses.dur.ac.uk/6322/
Use policy
The full-text may be used and/or reproduced, and given to third parties in any format or medium, without prior permission or
charge, for personal research or study, educational, or not-for-proﬁt purposes provided that:
• a full bibliographic reference is made to the original source
• a link is made to the metadata record in Durham E-Theses
• the full-text is not changed in any way
The full-text must not be sold in any format or medium without the formal permission of the copyright holders.
Please consult the full Durham E-Theses policy for further details.
Academic Support Oﬃce, Durham University, University Oﬃce, Old Elvet, Durham DH1 3HP
e-mail: e-theses.admin@dur.ac.uk Tel: +44 0191 334 6107
http://etheses.dur.ac.uk
2
ELECTRICAL CHARACTERISTICS 
OF SRO-MISS DEVICES 
AND THEIR APPLICATIONS 
by 
Burhanuddin bin Haji Yeop Majlis 
SmSn(U.K.M'sia), MSc(Wales) 
The copyright of this thesis rests with the author. 
No quotation from it should be published without 
~is prior written consent and information derived 
from it should be acknowledged. 
This thesis is submitted to the Universitv of Durham 
~· 
in candidature for the degree of Doctor of Philosophy 
School of Engineering and Applied Science 
University of Durham 
October 1988 
- 2 NOV 1989 
Dedicated to my mother, wife and sons. 
Know that the life of this world is only play, and idle talk, 
and pageantry, and boasting among you, and rwalry m re-
spect of wealth and children, as the likeness of vegetatwn 
after ram, whereof the growth ts pleastng to the husband-
man, but afterward it dneth up and thou seest it turnmg 
yellow then tt becometh straw. And m the Hereafter there 
zs grtevous punishment, and (also} forgzveness from Allah 
and Hzs good pleasure, whereas the life of the world is but 
matter of illuswn. 
(Holy Qu 'ran 57·20} 
DECLARATION OF ORIGINALITY 
I declare that the work presented here has not been submitted for any other 
degree. This thesis is my original work, except where indicated by refrence to other 
work. 
ABSTRACT 
The electrical characteristics of the Metal-Insulator-Semiconductor - Switch 
(MISS) device with Silicon-Rich-Oxide (SRO) as the semi-insulating material have 
been comprehensively studied at room temperature in an exploratory way. The SRO 
films were deposited by atmospheric pressure chemical vapour deposition ( APCVD) 
at 6.50°C with SiH4 and N20 reactant gases and N 2 carrier. The reactant gas phase 
ratio R 0 varying from 0.09 to 0.25 and the deposition time varying from 0.6 to 2 min. 
Some preliminary investigations on SRO-MIS devices were also carried out in order 
to understand the electronic process in the structure. Various parameters which gov-
erned the switching behaviour of an MISS were investigated. In general the switching 
characteristics are similar to those of the tunnel oxide MISS. The geometrical de-
pendence of the switching behaviour in the tunnel oxide MISS has been extended to 
the present device by looking at the effects of electrode area, junction area, electrode 
perimeters and of a metal guard ring. Other effects, such as SRO deposition time, 
work function difference, gold doping, heat treatment, light illumination and film age-
ing were also observed. The dynamic characteristic of the device was studied using a 
double pulse technique. 
The characteristics of the three-terminal SRO-MISS were studied in both for-
ward and reverse bias. The former exhibited a thyristor-like characteristic and the 
latter a transistor-like characteristic. A preliminary study on the MIS-emitter tran-
sistor was carried out with different emitter areas. In general the characteristics are 
the same as for the equivalent tunnel oxide devices. However it was also found that 
if the n-type epilayer is very thin the transistor characteristics exhibits an N-type 
negative resistance. 
The negative resistance region of the two-terminal MISS has been shown to be 
stable and the stability has been analysed in terms of equivalent circuit elements. 
The reason for the stability is that the device also has an negative capacitance. This 
has been proved experimentally and it is a new property of the MISS structure which 
never been reported before. The negative capacitance has been measured as a function 
of electrode area, SRO type and light illumination. An important circuit application 
for the negative capacitance has also been suggested and demonstrated 
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CHAPTER ONE 
INTRODUCTION 
1.1 SEMICONDUCTOR DEVICE STRUCTURES 
In general semiconductor devices can be classified into two classes, bulk effect 
and junction (or interface) effect devices. The former are related to the properties 
of the homogeneous semiconductor, and the latter can be divided in two groups 
depending on the number of junctions in the device. A single junction device consists 
of a two layer structure such as the p-n diode, Schottky diode. tunnel diode etc. and 
a multiple junction device comprises at least a three layer structure such as metal 
insulator semiconductor diode, junction transistor. p-n-p-n diode etc. This thesis is 
concerned with a multiple junction device with a four layer structure part of which 
is a metal insulator semiconductor diode. 
1.2 THE l\1ISS STRUCTURE 
1.2.1 Review of MISS Characteristics 
The Metal-Insulat.or(tunnel)-n-p+ structure has long been known as a switching 
device, called a Metal-Insulator-Semiconductor-Switch (MISS). Some investigators 
have called it a Controlled Inversion Device ( CID ), because its operation is governed 
by the formation of an inversion layer at the insulator-semiconductor interface. These 
devices have three regions in their current-voltage characteristics, a high impedance 
(OFF st.ate)t. a negative resistance region and low impedance (ON state)t as shown 
in figure 1.1. The current and voltage at which the device begins to switch from the 
high resistance state t.o the low resistance state are called the switching current (15 ) 
and switching voltage ( F5 ). The minimum current to sustain the device in the low 
impedance state is called the holding current (h), and the voltage at this point is 
called the holding voltage (Vh)· 
The negative resistance region is generally regarded as an unstable regwn m 
which there is no operating point that is stable with time. This characteristic is similar 
to that of the p-n-p-n Shockley diode or thyristor, but the physics of the operation is 
quite different. The MISS device also has a higher switching speed compared to the 
p-n-p-n diode, and switching times of less than lOns have been reported [1,4]. The 
fabrication technology of these two devices is also very different, and MISS devices 
have better compatibility with standard IC fabrication. 
These features have given rise to potential applications of the MISS as an m-
tegrated circuit component, such as a memory cell [2,8], a shift register cell [4], a 
comparator. rnonostable or astable multivibrator [10]. The device has also been found 
to be sensitive to light. and hence it can be used as an optical switch [4] in digital 
optical communication systems. The switching of the MISS device with palladium as 
the metal electrode has been found to be sensitive to hydrogen, so that can be used 
in an alarm system for hydrogen leakage [13]. 
1.2.2 Device Structure and Material 
The basic structure of the MISS device is shown in figure 1.2( a) , and the symbol 
which is normaly used for the device is in figure 1.2(b ). The device consists of an MIS 
t A resistance of the order of 500H1- lOMfl 
t A resistance of the order of lOfl - 5000 
2 
+-
c 
ON region 
Cll 
'-
'-
::;, 
Negative resistance 
u 
OFF regeon 
Voltage 
Figure 1.1 Current-voltage characteristics of MISS device. 
Cathode 
Sem}-in sulator 
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n 
e1 
Figure 1.2 a) Basic structure of MISS device. 
b) Symbol for MISS device. 
Cathode 
Anode 
b) 
tunnel diode backed by a p-n junction. The p-n junction can be either n-p+ or p-n+, 
where the n or p layer is often an epitaxial film. A MISS device can also be made in 
a lateral form as shown in figure 1.2(c) [16,17]. Most of the research on MISS devices 
has been based on silicon as the serillconduct.or. However switching has also been 
reported for a GaAs MISS [4,12]. Metals such as aluminium, gold and molybdenum 
[1,4f may be used as the top electrode. 
In most of the previous research that has been done, a thin silicon dioxide film 
(thickness< 50A) has been used as a tunnel insulator in the MISS device [1-.5,8,11,13]. 
The conduction of the semi-insulating film has been found to have a considerable 
effect on the electrical characteristics of the MISS. The conduction of the layer can be 
controlled by changing the thickness, as is the case for silicon dioxide, or the material. 
However it is very difficult to control the thickness of silicon oxide, typically a. few 
tens of Angstrom sufficiently accurately. Hence, thicker and less insulating materials 
become of interest. Semi-insulating materials like silicon nitride [.5,6], silicon-rich-
silicon- nitride, and polycrystalline silicon ( 1000 - 2000A) [7, 1 0,11] and organic films 
deposited by the Langmuir-Blodgett technique [12], have been found to give similar 
switching characteristics in MISS devices. For the present study silicon-rich silicon 
oxide ( SRO) was used as the semi-insulator. 
Instead of a p-n junction, a Schottky barrier can be used as a rillnority carrier 
injector in the four-layer structure, and this gives rise to a new form of device called 
MISM for Metal - Insulator - Semiconductor - Metal [9,10,11]. As an extent ion to 
this idea, a second MIS diode has also been used as an injector to form a bidirectional 
switching device, MISIM [14,15]. The switching voltage V5 of any of these devices 
can be controlled by a third terminal. For the MISS, injecting or extracting current 
through the third terminal controls l/5 , and the device structure is then called a Metal 
- Insulator - Semiconductor - Thyristor (MIST). However the difference compared 
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with a thyristor is that the switching voltage of the MIST can be increased above, 
or reduced below the intrinsic switching voltage, depending upon the polarity of the 
gate voltage. 
1.3 OBJECTIVE AND THESIS OUTLINE 
The objective of this thesis is to study experimentally the electrical character-
istics of MISS devices made with SRO as the semi-insulating layer. At the begining 
of the research SRO had not been used previously in MISS devices but very recently 
a paper on this has been published [19]. Ever since tunnel oxide MISS device was 
discovered in 1972 by Yamamoto and Morimoto, almost all the experimental and 
theoretical investigations by other workers have concentrated on the switching char-
acteristics of the device [2-15], and only very little has been reported [11] about its 
electrical behaviour in the negative resistance region. In this work we are concerned 
particularly with the negative resistance region. 
The overall work presented in this thesis is deliberately wide and exploratory 
rather than analytical. This is because it is necessary in investigating a new device to 
find out first which characteristics are likely to be of use in electronic circuits and to 
concentrate later on the detailed modelling of the most important ones. Therefore all 
the electrical characteristics of the MISS with two and three terminals were studied. 
In Chapter 2 the fundamental device theories which are related to the operation of 
MISS devices are reviewed. The physical operation of the MISS itself is discussed in 
detail in Chapter 3. The device fabrication and measurement techniques used in the 
present work are presented in Chapter 4. The magnitude of the negative resistance 
of the device is strongly related to \/5 , \lh, 15 , andh, and experimental results on 
these switching parameters are presented in Chapter 5. This chapter also contains 
the experimental results for geometrical effects in the device, and for the effect of 
4 
SRO type, gold doping, etc. The dynanuc behaviour of the MISS is also studied. In 
Chapt.er 6 tht> switching and transistor characteristics of three terminal MISS devices 
are presented. A new phenomenon is also reported in this chapter. 
A negative capacitance in the MISS device has been reported by Millan et al. 
[18]. The total capacitance was found to decrease sharply and reach a negative value as 
the de bias increases in the high impedance state, the capacitance becoi1Dng negative 
before the switching process takes place. They explained this behaviour as due to 
the interaction of the carriers with the interface states at the insulator-semiconductor 
interface and the influence of the electric field on the tunnelling emission rate of these 
states. In the present work an entirely different type of negative capacitance has been 
discovered. To the best of our knowledge, the capacitance in the negative resistance 
region has never been measured previously probably because of circuit instability 
when one tries to bias the device in this region. In Chapter 7 the stability condition 
of a circuit containing a negative differential resistance is discussed, and we also 
present experimental evidence to show that the device does indeed have a negative 
capacitance as a consequence of its stableS-type negative differential resistance. Later 
in this chapter we demonstrate how such a negative capacitance device can be used 
in electronics. It appears to have many potential applications in a digital integrated 
circuits. 
Finally in Chapter 8 we conclude the thesis with a summary of the experimen-
tal results and make suggestions for future work in this field with. emphasis on the 
negative capacitance and its application. 
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CHAPTER TWO 
THEORETICAL CONCEPTS FOR MISS DEVICES 
2.1 INTRODUCTION 
Although this thesis is largely concerned with the experimental electrical char-
acteristics of MISS devices, it is essential to understand the background physics which 
is of relevance to the device operation in order to explain the results. The MIS and 
p-n junction diodes are the two components which are inherent in the operation of 
the MISS device. This chapter is therefore devoted to a review of the device physics 
of the MIS structure and of the p-n junction. 
2.2 THE l\1IS DIODE 
2.2.1 The Ideal MIS Diode 
The Metal-Insulator-Semiconductor (MIS) structure was first proposed by Moll 
m 19.59 as a variable capacitor [1], but it is now a fundamental element in micro-
electronic devices such as the M OS transistor, and the charge-coupled device ( CCD ). 
This structure is also used as a tool to study the properties of insulating films. MIS 
systems with an oxide insulator can be classified into three different types depending 
upon the thickness of the insulator layer. 1) If the insulator thickness large (d > 50A) 
the system behaves purely as an MIS capacitor. 2) If the insulator thickness is very 
low (d < lOA), the system behaves as a Schottky diode. 3) For intermediate insula-
tor thickness (lOA < d < SOA) this structure is called an MIS tunnel diode and it 
8 
behaves like a leaky capacitor. For other semi-insulating materials the conductivity 
of the film must also be taken into consideration. 
The electronic mechanism of an MIS system can best be explained by usmg 
energy band-diagrams. Depending on the applied voltage between the metal and the 
semiconductor, the energy bands take on one of three different conditions: accumu-
lation, depletion, and inversion. For simplicity we will first consider the ideal MIS 
system with an n-type semiconductor. 
At zero applied voltage, the energy band structure is shown in figure 2.l(a). 
The work function difference between the metal and the semiconductor is given as, 
where 
cPms = cPm - if>s = 0 
cPms = work function difference in e V 
<Ps = semiconductor work function in eV 
x = semiconductor electron affinity in e V 
E9 = semiconductor bandgap energy in eV 
1/Jb = potential difference between the Fermi level 
EF- Ei 
and the intrinsic Fermi level ----
q 
2.1 
2.2 
Since we assume that the system is ideal, the metal work function, </>m, and 
the semiconductor work function, if>s, are equal, and the metal- semiconductor work 
function difference, <Pms = 0. At zero applied voltage the energy bands are therefore 
flat, and as a result, the de current through the structure is zero. Under this condition, 
the flat band voltage, VFB, is said to be zero. 
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Figure 2.1 Energy band diagram of the MIS, a) at zero bias, b) forward bias, 
c) reverse bias (depletion), d) reverse bias inversion. 
Under steady-state bias, the MIS system is considered to be in equlibrium and 
the applied potential is dropped partly across the insulator and partly in the semicon-
ductor. The concentration of both electrons and holes in the semiconductor can be 
expressed as a function of electrical potential, V'( x ), which is taken to be zero in the 
bulk. For an n-type semiconductor the electron and hole concentrations are therefore 
given by, 
and [
-q'lj.J(x)l 
Pn = Pnoexp kT 2.3 
where nno and Pno are the equlibrium bulk concentrations of the majority and minority 
carriers respectively. 
When a positive voltage (forward bias) is applied to the metal of the ideal MIS 
diode, (figure 2.1(b )), the metal Fermi level is lowered with respect to the semicon-
ductor, and the energy bands at the surface of the semiconductor bend downwards. 
The band bending causes an accumulation of majority carriers (electrons) near the 
semiconductor surface, and this condition is known as accumulation. 
When a small negative (reverse bias) is applied, as shown in figure 2.l{c), the 
negative charge on the metal repels the negative charges (electrons) in the semi con-
ductor. As a result the semiconductor bands bend upwards and a region depleted 
of majority carriers is formed between the semiconductor surface and the bulk. The 
potential at the semiconductor-insulator interface relative to the bulk is known as the 
surface potential, '1/'s, and, it can he expressed in terms of the depletion width, Xd, 
by [4], 
2.4 
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where E5 and Na are the semiconductor permittivity and donor concentration per cm3 
respectively. 
If the negative voltage applied to the metal of the MIS diode is increased, the 
band bends even further upwards as shown in figure 2.1(d) where the intrinsic Fermi 
level E1 crosses the Fermi level EF at the surface. As a result, the concentration 
of minority carriers(holes) at the surface becomes greater than that of the majority 
carriers( electrons), and this situation is known as inversion. The MIS is said to be 
in strong inversion, if the intrinsic Fermi level Ei at the surface is above EF by an 
amount J'b, where '1/Jb is the potential between the Fermi level and the intrinsic Fermi 
level in the bulk. The condition for strong inversion can be expressed as, 
lj; s ( inv) = 2'!f'b 2.5 
which can be written as, 
. kT Nd l/;5 (mv) = 2-ln- 2.6 
q ni 
When strong inversion occurs, the depletion layer width reaches its maximum 
value. A further increase in voltage in the semiconductor is prevented by the increase 
in the number of holes in the inversion layer. The maximum width of the depletion 
layer, xdma:r can be derived from equation 2.4 and 2.6, and is given by, 
xdma:r 
4E5 kTln(Nd/nr) 
q2Nd 
2.7 
Therefore, at a constant temperature the maximum depletion width decreases 
with an increase in the impurity concentration, Na. 
11 
2.2.2 The Non-Ideal lVIIS Diode 
A real MIS diode differs from the ideal in several ways. Firstly for the non- ideal 
MIS diode the work function difference, <Pms is not zero and, as a results a voltage 
equal to VF s( = <Pms) would have be applied to get to the flat band condition. In 
addition to that, the presence of fixed surface charge in the insulator also modifies 
the value of VFB· If the fixed charge density is Qf per unit area, then, 
2.8 
The magnitude of \lp B determines whether the surface is accumulated, depleted or 
inverted at zero bias. Figure 2.2 shows the energy bands of a non- ideal MIS diode 
in equilibrium. 
A more complicated effect in a non-ideal MIS diode is due to interface states. 
The surface of real semiconductor always has some imperfections due to incomplete 
bonding (dangling bonds) and surface contamination or chemical impurities. It has 
been shown [6,7 ,8] that, the density and energy distribution of the interface states due 
to these imperfections are determined by the electrode metal, the crystallographic 
orientation of the semiconductor, thermal annealing, and the degree of oxidation. 
These imperfections disturb the periodicity of the crystal potential, and give rise to 
new states with energy levels lying within the forbidden gap of the semiconductor. 
Such energy states are often termed either surface or interface states. They can have 
a very strong influence on the electrical behaviour of a semiconductor device. The 
interface states also act as recombination centres, electron or hole traps, donor or 
acceptor centres, etc, depending on the electrical behaviour being considered. 
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Figure 2.2 Energy band diagram of the non-ideal MIS diode at. zero bias. 
Interface states are considered to be donor-type when those above the Fermi 
level are empty (ie. positively charged) and those below the Fermi level are full with 
electrons (ie. neutral) as shown in figure 2.3. On the other hand, acceptor-type 
states are neutral when empty and negative when filled. Both of them have the 
ability to exchange charge with the conduction and valence bands by trapping holes 
or electrons. Their occupancy depends upon their position in the gap relative to the 
Fermi level at the surface of the semiconductor. The probability, f, of occupancy in 
thermal equilibrium is governed by Fermi- Dirac statistics and given by, 
1 fa( Et) = ---~Eoc-t --~E=-F-
1 + g exp( kT ) 
2.9a 
for donors, and 
1 fa( Et) = ---~E=----==E-
( F- t) exp kT 
2.9b 
1 + g 
for acceptors, where g is the spin degeneration factor which is equal to 2 for acceptors 
and 1/2 for donors, and Et is the interface state energy level. 
Under biasing conditions, the interface states together with the conduction and 
valence band edges will move up or down depending on the applied voltage while the 
Fermi level remains constant. This results in a changing difference between Ep and 
Et, and hence a change in the occupancy of the interface states. The resulting change 
in the interface charge affects the electrical characteristics of the MIS. 
The interface states associated with the MIS system can be summarised to have 
the following properties; 
1) They are charge storage centres, the amount of charge stored depending on the 
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acceptor states a tendency to be charged negatively. 
bias condition. 
2) They provide a spatially concentrated region of recombination-regeneration cen-
ters. 
3) They can cause additional current flow between the metal and interface states 
if the insulator allows charge to flow. 
Including the charge in the interface states the flat- band voltage of the MIS 
structure becomes 
ll Q1 .J. 
v F B = - -C, + <flms 
'l 
where Q1 is the sum of the fixed charge Q f and the interface charge Q15 • The MIS 
concepts described above will be applied to the MISS structure in Chapter 3. 
2.3 GENERATION-RECOMBINATION IN DEPLETION LAYERS 
In the MIS structure, one of the effects that can make it non-ideal is leakage cur-
rent through the insulator. In this case the surface potential may be affected by the 
generation or recombination of carriers in the depletion layer of the semiconductor. 
In the bulk semiconductor there are two types of generation-recombination process, 
band-to-band and the Shockley-Read-Hall (SRH) mechanism. The former process is 
very rare in silicon and generation- recombination generally occurs through SRH cen-
tres which provide intermediate states or stepping stones in the transition of electrons 
and holes between conduction and valence bands. These generation-recombination 
centres are created by impurity atoms in the semiconductor which form deep energy 
levels near the midgap. In fact, silicon always has some residual impurities such as 
nickel, iron, manganese, zinc, and copper [9] giving recombination levels in the energy 
gap. 
The theory of the generation-recombination mechanism has been established 
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by Shockley, Read and Hall, in term of four basic process involving electrons and 
holes being captured and emitted by a single impurity level. This process is clearly 
demonstrated in figure 2.4, where ra. and rb are the rate of electron capture and 
emission, and rc, rd are the rate of hole capture and errtission respectively. For 
simplicity we consider only the case of a single energy level Et having a concentration 
Ntf filled centres per unit volume and Nt( 1- f) unoccupied (neutral) centres, where 
f is the probability of the centre being occupied by an electron . In equlibrium, where 
there is no external generation mechanism, the rates of generation and recombination 
are equal, thus ra = rb and rc = rd, and the electron and hole emission rates are 
given by [10], 
2.10a 
for electrons, and, 
2.10b 
for holes, where Uth is the thermal velocity, cr 11 and crp are the capture cross sections 
of electrons and holes respectively. Note that the emission probability of electrons 
increases as the SRH level Et approaches the conduction band edge, Ec, and the 
emission probability of holes increases as it approaches the valence band edge, E,. 
In the non-equlibrium case, where an external energy source such ·as light is 
applied uniformly to the semiconductor, the net generation-recombination rate of a 
single SRH centre is given by [4], 
U= 2.11 
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From this equation it is clear that in either generation or recombination, the 
most effective centre will have E1 close to E,. Gold has been found to give a very 
effective trapping centre in silicon with an acceptor level near midgap and a donor 
level about 0.2eV below midgap. The theory for such a two- level centre is more 
complicated than for a SRH centre but expressions such as equation 2.11 are still 
used. 
In a depletion region like in reverse biased MIS diode or p-n junction, the con-
centration of carriers is reduced below the equlibrium concentration and pn < n~. 
The depletion region therefore has net generation of carriers. The rate of generation 
can be obtained from equation 2.11 and is given by, 
2.12 
where Tc, 1s the effective lifetime which is the reciprocal of the term in brackets and 
the negative sign implies net generation. If the SHR centre is at the middle of the 
bandgap ( E1 = E, ), the effective lifetime can be simplified to 
2.4 THE MIS TUNNEL DIODE 
The MIS diode with a very thin insulator can pass current by quantum me-
chanica! tunnelling through the insulator. This structure is known as an MIS tunnel 
diode. 
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2.4.1 MIS Tunnel Diode at Reverse Bias 
When the MIS tunnel diode is reverse biased, the energy levels in the semicon-
ductor are bent up as shown in figure 2.5(a), and holes (the minority carriers) tend 
to accumulate near the surface due to the electric field. Unlike an MIS with a thick 
insulator (MOS capacitor) the semiconductor will not generally go into strong inver-
sion because the generated holes at the insulator-semiconductor interface leak away 
through the insulator to the metal electrode and they are unable to maintain the 
inversion layer at the interface. As a consequence, most of the applied voltage drops 
in the semiconductor and this causes the silicon surface to be driven into a steady-
state deep depletion condition (i.e. 1./Js > 21./Jb). This deep depletion condition is in 
equilibrium whereas deep depletion in an MOS capacitor never occurs in the steady 
state condition. 
For an MIS structure containing a very thin silicon oxide insulator the elec-
tronic conduction between the metal and semiconductor is by a tunnelling mechanism. 
There are two main tunnel current components, the electron tunnel current, ltn, from 
the metal to the semiconductor conduction band, and the hole tunnel current, ltp, 
of holes tunnelling from the senliconductor valence band to the metal. The hole 
tunnel current is controlled by both the probability of holes penetrating the tunnel 
barrier presented by the insulator and the supply of holes, p( x ), at the insulator-
semiconductor interface which is taken to be at x = 0. This current can be expressed 
as (see appendix A)[5], 
J = A T2 -TJp {F (Ev(O)- EFp(O)) _ F (. E,(O)- EFm)} tp P e 1 kT 1 kT 2.12 
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forward biased. 
where 
Ap = the effective Richardson constant for holes 
T = temperature in ° K 
'Tlp = the barrier tunnelling transmision coefficient 
1 
= Xft d, where Xp is the tunnelling barrier height for holes 
F1 = Fermi- dirac integral of order 1 
EFp(O) = the quasi Fermi-level of holes at the interface x = 0 
Ev( 0) = the energy of the valence band edge at x = 0 
EFm = the metal Fermi-level 
Since the MIS is reverse biased, the hole tunnel current is limited by the rate 
at which holes are generated in the depletion region. The generation current can be 
expressed as 
and from 2.11 this can be written as, 
J _ qniXd 9-
To 
2.13 
2.14 
Under steady state conditions, the hole tunnel current. 1s equal to the generation 
current (ltp = 19 ). 
In a similar way, the electron tunnel current, ltn, associated with electron tun-
nelling from the metal to the semiconductor conduction is a function of the rate 
of supply of electrons which are capable of tunnelling to the conduction band from 
within the metal (figure 2.5(a)). The current is also a function of the probability 
of the electrons penetrating the tunnel barrier. By analogy to equation 2.12, the 
electron tunnel current can be written as [5], 
18 
J =A T2e-Tfe {F (EFm- Ec(O)) _ F (EFn(O)- Ec(O))} 
tn e 1 kT 1 kT 2.15 
where E Fn ( 0) is the quasi Fermi-level of electrons at the interface and Ec( 0) is the 
energy of the conduction band edge at x = 0. 
For a normal case where EFm < Ec(O) the hole generation current, 19 , is much 
greater than the electron tunnel current, ltn· So for this system the reverse bias 
current J R is approximately equal to the generation current ( J R = ] 9 ). 
The total voltage across the reverse biased MIS is the voltage across the insulator 
plus the voltage drop in the depletion layer which is equal to the surface potential1/;5 
V = \It+ 1/Js 2.16 
The voltage across the insulator is given by, 
2.17 
where Et is the insulator permittivity in farad/ em, Q 5 is the total charge per unit area 
in the semiconductor and is given by 
2.18 
From equation 2.17 and 2.18, l~ can be expressed as 
2.19 
where C1 ( = t:,j d) is the insulator capacitance per unit area. For the MIS tunnel oxide 
Ct is in the order of 10-6 F.cm-,1 and the doping density of the semiconductor, Nd is in 
19 
the order of 1015 cm- 3 . By substituting these values in equation 2.19 it can be shown 
that 1/Js ~ Vi. Therefore for the reverse bias MIS the majority of the applied voltage 
drops across the deep depletion region of the semiconductor. 
2.4.2 MIS Tunnel Diode at Forward Bias 
When the MIS is forward biased the energy levels in the semiconductor are bent 
down as shown in figure 2.5(b ), and excess electrons accumulate at the insulator-
semiconductor interface. The electron concentration at the surface is given by equa-
tion 2.3, so that a small change in surface potential ·1/Js causes a large change in the 
concentration of the accumulated electrons. These electrons act like a plate capacitor 
so that most of the applied voltage drops across the insulator ( V ::::: Vi). 
The electron tunnel current, ltn. is due to the tunnelling of electrons from the 
semiconductor conduction band to the metal. The hole tunnel current is due to 
holes tunnelling from the metal to the semiconductor valence band and is a function 
of the supply of holes and the probability of them penetrating the tunnel barrier. 
This current is q.nalogous to the electron tunnel current for the case of reverse bias. 
Thus, the electron current is much greater than hole current and it is the dominant 
component in the forward bias current of the MIS. 
The forward current, depending on the concentration of electrons in the accumu-
lated surface will rise rapidly with voltage. The reverse current is however limited by 
generation in the depletion layer so that it will become almost constant with voltage. 
The overall current-voltage characteristic of the MIS tunnel diode has been considered 
by Simmons and Taylor [12] and it is as illustrated in figure 2.6. This characteristic 
looks very similar that of a p-n junction. 
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2.4.3 Current Multiplication in Reverse Bias 
For the MIS in the reverse biased condition, the tunnel current is limited by the 
rate at which holes are generated in the depletion region. If additional holes are sup-
plied to the surface of the semiconductor by external processes such as illumination 
with light or by injection from a third terminal they cannot be lost by increased tun-
nelling so that their concentration increases and the semiconductor surface becomes 
inverted. When the surface is in strong inversion, the field at the semiconductor 
surface increases, and this increases the electric field in the insulator and hence the 
voltage drop across it. This causes the difference between the metal Fermi-level and 
the conduction band edge, ( E Fm - Ec( 0) ), to decrease, and this increases the number 
of electrons in the metal which are capable of tunnelling from metal to the semicon-
ductor conduction band. This will greatly increase the electron tunnel current and 
·s to 
fJ· this phenomenon is referred to as current multiplication [2,13]. This1knot~be confused 
with current multiplication due to impact ionisation. 
The multiplication factor, M, due to this effect can be defined as the ratio of 
the majority carrier to the minority carrier current or, 
2.20 
The magnitude of the current multiplication -in the n-type MIS tunnel diode is de-
pendent on the metal work function, insulator thickness, doping concentration, Na, 
temperature and the injected current [2,13]. At the same insulator thickness, the 
current multiplication, M, increases with decreasing metal work function. The effect 
of insulator thickness, d, on M has been further investigated by C. W. Jen et al. [2], 
who showed that a thicker insulator led to a larger multiplication. 
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2.5 P-N JUNCTION DIODE 
2.5.1 Current-Voltage Equation 
There are two major mechanisms which contribute to the current in a forward 
biased p-n junction; 1) injection current, and 2) space charge recombination current. 
For a first-order diode model the latter is ignored, and the analysis assumes that 
the injection of minority carriers is low. In a forward biased p- n junction, holes 
are injected from the the p-side over the potential barrier into the n-side where as 
minority carriers they diffuse away from the junction. Eventually they recombine 
with majority carriers in the n-side or move to the end contact by diffusion. For 
a long p type substrate, the hole diffusion current density is given by the Shockley 
equation [ 11], 
J = q DpPno { ( q VJ ) _ l } 
dp L exp kT. 
p 
2.21 
Similarly the injection of electrons from then-side to the p-side gives an electron 
diffusion current density 
2.22 
where Dn and Dp are the diffusion constants of electrons and holes, npo and Pno are the 
equilibrium minority carrier concentrations in the p-side and the n-side respectively, 
Lp and Ln are the diffusion lengths for holes and electrons, \1j is a voltage across the 
junction. The total current density for an ideal p-n diode is the sum of the hole and 
electron diffusion currents 
22 
2.23 
where 
2.24 
The second component of the current is due to recombination of earners m 
the space charge region resulting in an increase in the total current through the 
device. This current was first explained by Sah et al. [3] by assuming that ( i) the 
" doping levels were similar; on opposite sides of the junction, ( ii) only single level 
recombination centres located in the middle of the bandgap are important, and (iii) 
the recombination rate is approximately constant within the space charge region. The 
expression for the recombination current density can then be simplified to [4], 
2.25 
where T0 is the effective carrier lifetime and W1 is the junction width which is given 
by 
2t:s(Nd t Na)(V _ V) 
N N bl J q a d 
2.26 
where t: 5 is the semiconductor permitivity, Nd is a donor concentration, and Vbiis the 
built-in voltage given by, 
2.27 
For the p+ -n junction of interest in this thesis Na ~ Nd and 
23 
2E 5 (\ll _ V) 
N bt J q d 
2.28 
2.5.2 P-N Junction Ratio /3p for Holes. 
The capability of the junction to inject holes or electrons is called the injection 
efficiency, 1· The injection efficiency for holes "'p is defined as, 
I.e. 
hole current 
1 -
P - total current 
The injection efficiency for electrons, "'n, is 
electron current 
"'n = total current 
2.29(a) 
2.29(b) 
The ratio of the hole to electron injection efficiency is called p-n junction ratio, 
/3p, for holes 
2.30 
For a wider p section of the p-n junction 
2.31 
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As we can see that the junction ratio for holes increases if the p-substrate has 
a higher doping density. This is a very important parameter in MISS devices where 
high hole injection is needed. 
2.5.3 Practical PN Junctions 
For practical p-n junction diodes, the current expressions discussed earlier would 
not be seen experimentally. In a practical model of a p-n junction diode, apart from 
recombination-generation current, the effects of two external resistances in the form of 
a series resistance r s and a shunt. resistance r sh must be included. The series resistance 
r 5 represents the bulk resistance of the p, and n regions outside the transistion region, 
and the resistance of the ohmic contacts. The resistance r sh arises from the leakage 
current at the edge of the junction. In the case of a good diode this resistance is very 
large and its effects are negligible. 
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CHAPTER THREE 
PRINCIPLE OF OPERATION OF MISS DEVICES 
3.1 INTRODUCTION 
As has been mentioned MISS devices have three regions in their 1-V char-
acteristics, a high impedance region which is between zero voltage and the switching 
point, a negative resistance region, and a low impedance state. A great deal of work 
has been done to establish the theory of operation of the MISS most of which has 
been based on the tunnel oxide device. Yamamoto and Morimoto [1] postulated 
that an inversion layer formed at the insulator-semiconductor interface causing an 
increase in the tunnelling current so turning the device ON. Kroger and Wegener [2] 
quite properly recognised that the high impedance state was due to deep depletion 
in the semiconductor. Five years later the first quantitative model was proposed by 
Simmons and El-Badry [3,4] in which they assumed that punch-through or avalanch-
ing in the semiconductor was responsible for the switching process. For a lightly 
doped epilayer ( < 1015cm- 3 ) the switching action was thought to be controlled by 
punch- through and for a heavily doped layer ( > lOli cm- 3 ) it was due to avalanche 
breakdown. 
Habib and Simmons [.5] put forward a theory, which appears to be very con-
vincing, in which where the switching mechanism is based on a positive feedback 
interaction between the p-n junction and the MIS tunnel diode. Sarrabayrouse et al. 
[ 6, 7] extended the regenerative feedback model and obtained agreement between their 
calculated variation of switching voltage with illumination and temperature and the 
experimental evidence. Adan and Z6lomy [8] proposed a thyristor like model where 
positive feedback is normaly used, the MISS being regarded as being composed of two 
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amplification devices. The first element was a bipolar transistor with p + substrate 
as emitter, the neutral region of the epitaxial layer as base and the semiconductor-
semi-insulator interface as collector. The MIS section was treated as the second 
amplification device. 
The regenerative positive feedback model had been used by many workers 
m the field as the general switching mechanism for the MISS [3-8]. Board [10] 
seems to suggest that this mechanism is responsible for any type of device which 
exhibits current-controlled negative resistance, although the physics of the operations 
of MISM, MISIM and thyristor devices may be quite different. According to the 
positive feedback model, before switching takes place the tota.l loop gain, G, of the 
system is less than one, at the switching and holding points it is equal to 1, and in the 
negative resistance region G is greater than 1. The stability condition of the feedback 
loop is G ~ 1 and the instability condition is G > 1. A stable steady state negative 
resistance which has been found in earlier work in this department and is now the 
main interest of the present work, disproves the validity of this model. However, it 
is generally accepted that a feedback model still applies to the MISS under certain 
external conditions which will be discussed in Chapter 7. 
Although this thesis is concerned with MISS devices made with SRO as a semi-
insulating material with a different conduction mechanism compared to that of tunnel-
oxide, the basic switching process appears to be the same for all types of MISS. 
Therefore in this chapter we will first consider the principle of operation of one-
dimensional MISS devices based on a tunnelling mechanism in the semi-insulator. 
Later in the chapter the SRO conduction mechanism will be briefly reviewed, followed 
by speculation about the electronic mechanism which leads to switching in the SRO-
MISS device. Experimentally, the device characteristics are found to depend on area 
and the reasons for this will be described in Chapter 5. 
The terms forward and reverse bias as used for the MISS are different from 
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those for MIS. In this thesis we define forward bias for the switching direction or in 
other words the voltage to enable a large amount of current to flow, biasing the MIS 
section into what would normally called reverse bias. Reverse bias for the MISS is the 
non-switching direction where only a small amount of current can flow through the 
MIS section would normally be said to be forward biased. The forward and reverse 
bias conditions for the MISS are the opposite of those the MIS as illustrated in figure 
3.1. 
-ve +ve 
n type n type 
' -
----
----- ~ -- -=------
-'-ve -ve 
a) 
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p+ substrate p+ substrate 
-ve +ve 
b) 
Figure 3.1 a) MIS in reverse and forward bias, b) MISS in reverse and forward 
bias. 
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3.2 OPERATION WITH REVERSE BIAS 
The energy band structure of an idealised MISS device under zero bias condition 
and thermal equlibrium is shown as in figure 3.2. If a positive voltage is applied to the 
metal with respect to the substrate the MIS section with its leaky insulator is forward 
biased while the p+ -n junction is reverse biased as shown in figure 3.3. As discussed 
in Chapter 2, the MIS tunnel diode behaves as a rectifier, so that if forward biased it 
can pass a relatively large current resulting in a small voltage drop. As a consequence, 
most of the applied voltage is droped across the depletion region of the reverse bias 
p-n junction. The I-V characteristic in this condition is therefore dominated by the 
reverse biased p-n junction and the current is limited by generation, predominantly in 
the depletion region. The reverse bias current of the device can therefore be written 
approximately as 
3.1 
where V( = ~ + ~ ), is the voltage across the device, Vl,, is the p-n junction built-in 
voltage, and ~~ is the voltage drops across the senti- insulator. If the semi-insulator 
is leaky, the voltage drop in it can be ignored ( Ft ~ 0 ), and, the reverse bias current 
may be written as, 
3.2 
31 
ox ida 
••tal ~ 1---=-" region~-.. :~ p+ substr•te--. 
I 
• Ec 
EFm---... 
------=-
_,.,-------Ej T 
I E,, qVbi 
- _,'/ - Ev _ _j_ 
Figure 3.2 Energy diagram of the MISS at zero bias. 
qv . ..L. I . 
T 
-----
1.---~·-a ........ ___ -~- ...... ~ , 
I . 
Figure 3.3 Energy diagram of the MISS at reverse bias. 
The reverse current of the MISS therefore increases slowly with voltage until 
the onset of avalanche breakdown. 
3.3 OPERATION WITH FORWARD BIAS 
3.3.1 High Impedance State 
If the voltage on the metal increases negatively with respect to the substrate, the 
MIS section is reverse biased and the p+ -n junction is forward biased. As a result, 
an interfacial depletion region grows in the n type epitaxial layer under the metal 
electrode. This will cause a net generation of electron-hole pairs within the depletion 
region, the electrons being swept out through the p-n junction and the holes being 
swept to the insulator semiconductor (I-S) interface. If the insulator is thick enough 
and highly insulating the generated holes will accumulate at the 1-S interface causing 
the surface of the n type layer under the insulator to invert. However, since the 
insulator is leaky in the MISS some of the holes tunnel through the insulator to 
the metal electrode. Thus as the voltage increases the n-layer becomes more depleted 
rather than inverted as illustrated in figure 3.4( a). Under this condition, the generated 
current is given by the same type of expression (equation 3.2) as for the case of reverse 
bias except that the term (V + Vbi) is replaced by a surface potential, '1/J 5 , since the 
majority of the applied voltage drops across the depletion l~yer. This current is very 
weakly dependent on voltage and at a relatively high voltage across the device only 
a very small current. can pass through it.. This condition is recognised to be the high 
impedance state or high voltage low current state. : 
Under these circumstances the junction voltage is just sufficient to enable the 
generated electron current from the depleted region to flow. These electrons will 
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recombine with holes in the p+ -n junction and a few will diffuse through it because 
the junction voltage is very small. Similarly in the deep depletion condition, the 
voltage across the semi-insulator is just sufficient to allow the very small generated 
hole current to flow to the metal. The current passed through the junction is limited 
to the generation current in the surface depletion region which is almost independent 
of applied voltage, so that the total current passed through the junction remains 
almost constant. As a result, the voltage dropped across the junction is also constant 
and very small and it. can be neglected compared to the t.ot.al voltage across the device. 
It follows that the majority of the applied voltage drops across the depletion region, 
and is equal to the surface potential, t/J5 • For an ideal case, where the work function 
difference, VF B = 0, the voltage across the MISS can be written as, 
3.3 
where l'i and l·~ are the voltage across the semi-insulator and the p+ -n junction 
respectively. Since 415 » l'i + V1 
3.4 
Therefore the initial forward bias current of the MISS, which is known as the OFF 
current, is the generation current and is given by, 
( 
l . ) 1/2 n q£ / 
loFF ~ _!_ _s_ 
T 0 2Nd 
3.5 
3.3.2 Switching Point in Punch-Through 1\tlode 
When the voltage across the device is increased the depleted region under the 
semi-insulator extends toward the p+ -n junction. When it becomes sufficiently high 
( l" = l·~) the interfacial depletion region reaches the depletion region of the junction 
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Figure 3.4 Energy band diagram of the MISS, a) in the high impedance state, 
b) in the punch-through regime. 
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Figure 3.4 (cont.) Energy band diagram of the MISS, c) in the negative resistance 
region, d) in the low impedance state. 
as shown in figure 3.4(b) and this phenomenon is known as punch-through. At punch-
through the neutral region disappears completely so that the width of the depletion 
layer. Xdp can be written approximately as, 
3.6 
where Wn and W1 are the thicknesses of the n-type epitaxial layer and the junction 
depletion region respectively. Hence from equation 2.4 the surface potential at punch-
through, 1/-'sp, reachs a maximum value given by, 
3.7 
Thus, the voltage across the device which is equal to the switching voltage, V~ 
may be written as, 
lr ...__ ··'· - qNd(W - W )2 ~ s --.. '/-' sp -
2 
n J 
fs 
3.8 
After punch-through has been reached a further increase in the applied volt-
age will appear across the junction and the semi-insulator. Since the injected hole 
current from the p+ -n junction depends exponentially on the junction potential 
( Jl'J ::: ] 5 eq v_, I kT ), a large number of holes are injected into the depletion region for a 
very small increment in the applied voltage. These holes travel to the semi-insulator 
semiconductor interface where they leak (tunnel) through the semi-insulator to the 
metal. When the rate at which holes reach the interface becomes greater than the 
rate at which ~ they can tunnel through the semi-insulator they will accumulate 
rapidly at the interface and the semiconductor surface will become inverted. As a con-
sequence the potential across the depletion layer decreases and the electric field in the 
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semi-insulator increases allowing a larger electron tunnel current, ltn, to flow from 
the metal into the semiconductor. Thus the p+ -n junction becomes more forward 
biased and it injects more holes into then-type epitaxial layer. 
This explains the transition to the highly conducting state in qualitative way. 
The process is a regenerative one and it can be simplified to 
3.9 
where ltn( ltp) is the elect.ron(hole) tunnel current. JPJ is the hole current from the 
p+ -n junction, and lr1 is the recombination current in the junction. These currents 
are shown in figure 3.4(b). The ratio of dltn to dltp is defined as the MIS gain, G5 , 
and the ratio of dJPJ to d( lr1 + ln1 ) is the p-n junction gain, Gj. Therefore, a total 
gain, G( = G 5 .G 1 ) of the current loop system can be written as, 
3.10 
From the continuity of the currents 
3.11 
and 
3.12 
where ln1 is the electron diffusion current of the junction. Hence 
G = dJrJ - dJ9 + dJnJ. dJtp + dJ9 
dJtp d( JrJ + JnJ) 3.13 
At the switching point, the depletion layer growth ceases, hence the rate of increase 
of the generation current 19 becomes zero. Hence dJ9 = 0 so that the total gain 
becomes unity, G = 1. 
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3.3.3 Switching in Avalanche Mode 
The avalanche mode of switching will take place if the epitaxial layer is heavily 
doped. In this case the depletion layer will be thin and the electric field will be high. 
Extra carriers will then be produced by avalanche multiplication at a sufficiently high 
voltage. The magnitude of the switching voltage is then lower than the punch-through 
switching voltage because avalanching will occur first. The energy band structure for 
this case is shown in figure 3.5. When a negative voltage is applied to the metal 
electrode, the device first enters the high impedance state where the total current is 
dominated by the generation current as previously. However as the voltage rises the 
electric field at the insulator-semiconductor interface will exceed 105 l./cm [11] and 
the avalanching process begins with multiplication of the carriers generated in the 
depletion layer. Thus the generation current is given by [3], 
3.14 
where "\1a is the multiplication factor which is given by 
1 M a = -----..,-
1 - ( V/Va)l/2 3.15 
where Va is the avalanche breakdown voltage. As we can see the OFF current therefore 
increases more rapidly than in the punch-through mode. 
The avalanche voltage of the n-type depletion layer is given by [9], 
, (E9 )3/2 ( Nd. -3/4 Va::::::: 60 - 16) 
1.1 10 ' 
3.16 
where E9 is the senuconduct.or band gap m eV and Nd is the background doping 
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Figure 3.5 Energy band diagram for avalanche MISS a) before switching b) at 
the onset of switching. 
density in cm-.3. At this voltage the current mcreases very rapidly and initiates 
the switching action as described previously. Therefore the switching voltage for 
the device by this mechanism is approximately equal to the avalanche voltage of the 
semiconductor [3]. 
3.17 
Good agreement between theory and experiment has been shown with an epitaxial 
doping density of the order of 1017 cm- 3 [4]. However, this type of switching mecha-
nism is most unlikely to take place in the present device. 
3.3.4 Switching in Generation Controlled l\1ode 
In some cases neither punch-through nor avalanche can explain the switching 
behaviour of the MISS device. Sarrabayrouse et.. al [6] show experimental data for 
MISS devices which have medium doping density (1015cm- 3 ), where the switching 
voltage is well below that calculated for punch-through. This indicates a third possible 
mechanism based primarily on minority carrier generation in the depletion layer. 
They therefore defined the switching condition as the voltage that just produced 
inversion of the insulator- semiconductor interface as controlled by generation. This 
type of switching mechanism is called a generation controlled mode and, in fact, most 
of the MISS devices which we are dealing with here operate in this mode. 
Many details of 1 he electronic processes in the generation controlled mode of 
operation are t.he same as in the punch-through mode. The only difference is the 
mechanism which causes the device to switch. Under circumstances in which the 
semi-insulator is less leaky, a ~large part of the electron current is due to the electrons 
generated in the depletion region which are sufficient to turn on the p+ -n junction 
when they flow through it. The forward biased junction therefore injects holes from 
the p+ into the n-epitaxial layer, increasing the interface charge. Raising the applied 
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voltage will increase the width of the depletion region so that the width of the neutral 
region becomes quite small and as a result the hole difusion current increases further. 
Due to a large flow of holes to the interface, the tunnelling mechanism through the 
semi- insulator reaches the tunnel-limited state and an inversion layer forms at the 
surface. As a result the field strength increases in the semi-insulator and the increased 
injection of electrons flowing from the metal to the semiconductor conduction band 
makes the p + -n junction become even more forward biased. As the total gain of the 
internal system attains unity (see equation 3.10) the device begins to switch as before. 
3.3.5 Negative Resistance and Low Impedance States 
If the current is allowed to rise above the value at 1/5 the device enters the 
negative resistance state. The increment in the injected hole tunnel current, ltp, will 
then increase the electron tunnel current, ltn, and, since the flow of electrons is then 
large, some of them will neutralize the ionized donors and hence reduce the depletion 
region width, Xd, and the surface potential, '1/Js. At this point the deep depletion layer 
begins to collapse while allowing a larger terminal current to flow, and the voltage 
across the device decreases, as demonstrated in figure 3.4( c). As a result, the device 
exhibits S-type negative resistance in its 1-V characteristics. 
The decrease in the surface potential, 1/.• 5 , in the negative resistance region will 
be greatly reduced when the surface becomes inverted at the value given by 
. 2kT Nd 1/Js(znv) = --ln-
q nt 
3.18 
Therefore the region where the current increases with decreasing voltage ceases at 
a certain minimum value Vh. Beyond this point most of the voltage drops across 
the p+ -n junction and the semi-insulator, the current increasing rapidly with small 
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increments of applied voltage. The device now enters the low impedance state in 
which the p+ -n junction is turned ON and the supply of holes is sufficiently high for 
the current through the device to be tunnel-limited (figure 3.4( d)). 
The holding voltage for the non-ideal case is given by 
3.19 
where VF B is a flat- band voltage given by 
3.20 
where Qi is the total charge including fixed charge Q f and interface charge Q 15 as 
described in section 2.2. The voltage across the semi-insulator at the holding point 
is given by 
ll_ Qsd 
v1 - . 3.21 
Ei 
where Q 5 is the surface charge for the semiconductor per unit area. The voltage 
across the junction is then 
kT J V ~ -ln ____!!]_ 
J q Is 
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3.22 
3.4 OPERATION OF DEVICES WITH SRO FILMS 
The previous sections refer to MISS devices using very thin oxide films. Quan-
titatively the characteristics are determined by the conduction mechanism in the 
semi-insulator. In the present work this is silicon-rich oxide ( SRO) and it is necessary 
to consider the conduction mechanism in this material. However it must be borne in 
mind that, this is not the main area of study in the present work. 
3.4.1 Electronic Conduction m SRO 
SRO films consist of crystalline silicon grains separated and surrounded by amor-
phous silicon a.nd silicon dioxide [16]. Due to impurities such as oxygen shallow donor 
or acceptor states can exist in the silicon grains at 0.16 and 0.39eV below the con-
duction band edge [17]. The atomic percentage of oxygen in SRO is smaller than in 
the stoichiometric Si02 ( 33% of silicon, 67% of oxygen). However if the atomic per-
centage is too smalL and approaching that of polysilicon, the film is more accurately 
called a semi-insulating polycrystalline silicon (SIPOS) or oxygen-rich polycrystalline 
silicon ( ORPS) [14]. Depending on the atomic percentage of oxygen, the conduction 
mechanism in SRO has been ascribed to one of three different processes, a) a Sym-
metrical Schottky Barrier (SSB) mechanism, b) Fowler-Nordheim tunnelling, and c) 
Poole-Frenkel conduction [13]. 
Some workers [14,1.5,17] have assumed that the silicon crystallites form symmet-
rica! Schottky barriers at the boundary with the surounding matrix. This model can 
be used if it is assumed that the separation between the grains is much smaller than 
the size of the grains, and that the material is thelLmilar to polysilicon with grain 
boundaries controlling the current [17]. The second mechanism is the tunnelling of 
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electrons between potential wells associated with silicon crystallites in an Si02 ma-
trix. The third conduction mechanism is the emission of electrons from the crytallites 
to the SRO conduction band. 
Figure 3.6 shows an energy band diagram which demonstrates the Fowler-
Nordheim and Poole-Frenkel conduction processes. Poole-Frenkel conduction is pre-
sumed to take effect if the percentage of Si in the SRO is small. This type of con-
duction has been found to occur in SRO with a silicon atomic percentage of less 
than 50% [13]. For SRO which contains Si of atomic percentage of greater than 50%, 
the conduction is believed to be controlled by the Fowler-Nordheim like tunnelling. 
Since the type of SRO used for the present work always contains a large percentage 
of Si (see Chapter 5 ), the SSB model and Fowler-Nordheim tunnelling processes are 
most relevant for consideration as the electronic conduction mechanism in our SRO. 
Therefore only these two mechanisms will be reviewed in the following section. 
3.4.1.1 Symmetrical Schottky Barrier Mechanism 
The grain boundary is composed of a shell with a high density of carrier traps 
distributed in the band gap which creates a space-charge region between the Si islands 
in the film. Tarng [14] developed the band structure by assuming that in equilibrium 
the Fermi levels in the silicon grain and the boundaries are aligned, causing charge 
redistribution and band bending. The band bending introduces a potential barrier 
of height, cPb, for carrier transport across the boundary. Figure 3.7 shows the energy 
band diagram for SRO based on the SSB model. The band bending is a function of 
grain size, d, net doping of the grain, N q = ( N D - N A), and trap concentration at 
the grain boundary, N1 per unit area. If Ngd < Nt, the space-charge region extends 
throughout the bulk of the grain [17] resulting in band bending everywhere except at 
the middle of the grain as shown in figure 3.7. 
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and the SRO film showing direct tunnelling from silicon to SRO 
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Figure 3. 7 Schematic diagram ofthe symetrical Schottky barrier (SSB) formed 
by grain boundaries showing ~ physical structure ~ energy band 
diagram. 
The current conduction in the SRO film can be treated by considering a series 
of one-dimensional sy111111etrical Schottky-barriers connected in series. By assuming 
that all grain sizes are equal, the applied voltage is divided equally between the grains. 
Since the structure has a symmetrical barrier, the net current through it is the sum 
of the current components flowing in both directions through the boundary. From 
the Schottky relation the current density component is given by 
A, v J = A**T2e ( -q'+'b) (lj___J_) 
1 xp kT exp kT . 3.23 
where A'"* is the calculated effective Richardson constant [9], V9 is the voltage drop 
across each grain and the relationship with total applied voltage is given by 
V9 = Vj2g 3.24 
where g is the number of grains stacked in series, and all other symbols have their 
usual meaning. The factor 2 in equation 3.24 is due to the fact that only half of the 
voltage drop per grain occurs between the centre of the grain and the boundary. Thus 
the total net current density through the film is given by [14], 
or 
where 
[ 
qV -qV l J = 150 exp( 2gkT)- exp( 2gkT) 
v 
J = 2150Sinh( _!!__k ) 2g ·T 
J - A**T2 ( -q¢b) so - exp kT 
3.2.5 
3.26 
3.27 
Good agreement between theoretical and experiment results has been found by 
Tarng for a lateral conduction in a film with an oxygen atomic percentage of 10.5%. 
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Bolt and Simmons [15] have modified this model to use it for conduction through the 
thickness and they claimed that agreement between the Tarng's modified model and 
the experimental results (see table 3.1 ). 
3.4.1.2 Fowler- Nordheim Tunnelling 
The second model which has to be considered is a tunnelling mechanism between 
silicon islands or Fowler Nordheim tunnelling. The model was developed for SRO with 
an atomic percentage of 30 - 40% by assuming that the crystallites of silicon are of 
spherical form and equal in size [18]. The energy b~nd system is represented by a 
potential well within the Si02 matrix as shown in figure 3.8. The energy Ue is the 
difference between the conduction band of the crystallite of silicon and of Si02, and 
U h is the difference between the valence bands. and E9 s is the ground state for an 
electron in the potential well. The current flow in the system can be determined by a 
percolation treatment where the injected electrons tunnel from one island to another 
as demonstrated in figure 3.9. The current density in the bulk of the system is equal 
to the sum of the electronic charges crossing the imaginary plane perpendicular to 
the electric field per unit time i.e., 
3.28 
J 
where Pi1 is the probability of tunnelling between potential wells, and i is summed 
over all potential wells on the left hand side of the unit plane and j over the wells 
on the right hand side provided that the line s11 which connects the two wells( island) 
crosses the plane. 
For a random distribution of silicon islands, the current density was found to 
be [18] 
J = qNwlE~s 'Lexp(-() 3.29 
J 
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Figure 3.9 Schematic representation of the silicon island and currents 
where Nw is the average number of wells per unit volume, l is the typical path length 
and ( is a function derived from the tunnelling probabilities. By taking only the 
effective current strength between the islands the current density was found to be 
3.30 
where C is a numerical factor on the order of one, sc is the critical length needed for 
a contribution to the current, F is the electric field strength and 
- qscF [ 
3/2] 
F = Fa 1 - ( 1 - Ue _ Egs) 3.31 
where 
4 
(
') *)1/2 ~m 3/2 F =- - dJ 
o 3 q2fi2 . B 
and rn* is the effective mass and ¢B is the effective barrier height given by (Ue- E95 ). 
At high electric field, F ~ Fo, the current density expression becomes 
where 
- .· (- 4(2m*)l/2¢~2) 
J- Kexp 3hqF 
T." C N Egs 
I\ = .-q wSc-fi 
3.32 
As we can see, the current density depends strongly on the barrier height and the 
electric field. 
The thickness of the SRO layer used in the present work was 100-450 A, and 
it consists of three layers with the SRO in between very thin films of atmospheric 
oxide. For this range of thickness it is believed that the atmospheric oxide layers 
also affects the conduction in the whole film. In contrast, the conduction mechanism 
study made by Bolt and Simmons [1.5] was based on SIPOS films with thicknesses 
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between 1200 to SOOOA so that the overall conduction was most probably dominated 
by the conduction in the bulk of the film. A preliminary investigation made by 
Pennington [19] has shown that the Fowler-Nordheim tunnelling mechanism seems 
to be responsible for conduction in the present type of SRO. Table 3.1 lists the 
investigations of SRO /SIPOS reported by a number of workers compared with the 
type of film used for the present work. As we can see, three different conduction 
mechanisms have been proposed. Since a lot of information is unavailable such as 
the percentage of oxygen, reactant gases rat.io, R0 , film thickness and type of reactor 
used elsewhere, we are not certain which conduction mechanism can be applied to 
our film. We therefore speculate that the conduction in our SRO is by a combination 
of the SSB mechanism and Fowler-Nordheim tunnelling. 
3.4.2 Bolt and Simmons's Model for SIPOS-MISS 
The first qualitative and quantitative model of the SIPOS-MISS device with a 
low percentage of oxygen in the film has been proposed by Bolt and Simmons [12] who 
used the SSB process as the conduction mechanism in the film. This model does not 
necessarily apply to our present SRO-MISS device, however, since their films probably 
contained less oxygen, hence the name SIPOS, and they were certainly considerably 
thicker. Also these authors give no indication of how they avoided thin oxide layers on 
both sides of the SIPOS which could greatly influence the conduction. However, for 
completeness, their model for the electronic processes in their SIPOS-MISS devices 
will be briefly described in this section. In this model, the Fermi level was assumed to 
be pinned to the metal-SIPOS interface and hence the barrier height at the interface 
was neglected. The energy band diagram of the SIPOS-MISS which they proposed 
is shown in figure 3.10 for an equilibrium condition. The silicon surface is already 
45 
Table 3.1: Comparative results for SRO/SIPOS 
Reference Preparation Oxygen at.% Thickness Properties 
C-V I-V 
Reactor: APCVD 
Ro = 0.09 - 0.25 
Author Temp: 650°C -- 100 -- 500..4 - -
Time: 0.6- 2.0 min. 
Reactor: APCVD 
Ro = 0.25 -- 1.0 
Buchanan Temp: 625 - 650°C 22.0-44.7% 191 - 634..4 - Poole-Frenkel 
(from ref. 13) Time: 5.0 - 10.0 min. 
Buchanan Reactor: APCVD 
& Ro = 0.5- 1.0 
Pennington Temp: 650°C - 186-600..4 - Fowler-Nordheim 
(from ref.19 Time: 0.5 - 1.0 min. 
Bolt Reactor: APCVD 
& Ro=- Symetrical 
Simmons Temp: 650°C 5.2- 27.9% 1200- 5000..4 -ve charge Schottky barrier 
(from ref. 15) Time:- at the interface 
Reactor:-
DiMaria Ro = 3 
(from ref. 18) Temp: 700°C 60-66% - - Fowler-Nordheim 
Time:--
Reactor: APCVD 
Zommer Ro=-
(from ref. 17) Temp: 750°C 25.0% 250/Lm - Symetrical 
Time:-- Schottky barrier 
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Figure 3.10 An energy band diagram for the SIPOS-MISS device at equilibrium 
(from ref. 12). 
Figure 3.11 An energy band diagram for the SIPOS-MISS device under bias, 
showing the internal current components. lns, lps: electron and 
hole drift diffusion currents across the SIPOS layer. lr 5 , lre, lr1 : 
net recombination currents in the SIPOS layer, the neutral epilayer 
region and the depletion region of the p-n junction respectively. 19: 
the generation current within the surface depletion region. lnd• Jpd: 
electron and hole diffusion currents at the edge of the depletion 
region of the p-n junction respectively (from ref. 12). 
depleted due to the presence of a negative charge at the interface [15]. As a result, at 
zero bias there is an initial voltage, Vi*, dropped across the SIPOS layer and the initial 
surface potential is 1/;;, at the SIPOS-Si interface. D..Ec and C::.Ev are the conduction 
and valence bands discontinuties at the SIPOS-Si interface respectively. In figure 3.11 
the internal current components of the device under forward bias are shown. 
At low forward bias ( negative potential on the electrode) the silicon surface 
becomes more depleted and the total current is mainly due the generation of electron-
hole pairs in the depletion region. As the applied voltage is increased the depletion 
layer width increases causing the generation current 19 to increase further. In order 
to accomodate the generated electron and hole current the voltage across the p+ -n 
junction, Vj, and the SIPOS, b. Vt ( .6. ~~ = V1* - Vt ), increases by a small amount. In-
creasing Vj causes the hole current through the junction to increase and hence further 
increase the number of holes arriving at the SIPOS-Si interface. As a consequence 
the electron current from the metal through the SIPOS increases and this augments 
the electron component in the semiconductor and hence causes Vj to increase further 
which will induces more hole current to flow from the p+ -n junction. When the rate 
of hole flow to the interface is greater than that flowing through the SIPOS the free 
hole concentration at the interface increases. 
As a result the SIPOS-Si interface potential moves from deep depletion to inver-
SIOn and the voltage across the device decreases due to a decreasing semiconductor 
surface potential. The electric field across the SIPOS increases as a result. of the build 
up of the inversion charge. More current passes through the SIPOS and hence the 
current through the device increases. In this region the device exhibits a negative 
differential resistance. Eventually, as the SIPOS-Si interface become fully inverted, 
the low impedance state is established and any further increment in applied voltage 
will then increase the voltage drop in the SIPOS and in the p+ -n junction. 
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3.4.3 Current Equations 
In MISS devices three major components of current have to be considered, the 
p- n junction currents, the generation and recombination currents in the epitaxial 
layer, and the current through the semi-insulator. The first and the second are in the 
semiconductor and are common for all type of MISS. However, the third component 
is determined by the type of material used as the semi-insulator layer. For tunnel-
oxide the current expressions are well established if represented by direct tunnelling 
between metal and semiconductor [5,6]. In the SIPOS layer, the electron and hole 
currents are comprised of diffusion and recombination components in [12] 
3.33 
and 
3.34 
where ln5 ( lps) is the electron(hole) diffusion current and lr5 is the recombination 
current in the SIPOS. Based on the SSB model the electron diffusion current can be 
written as 
. ql' ln~ = 2lnsosmh( -kT) 4g. 
where lnso is given in (3.27 ). The hole diffusion current is 
3.35 
3.36 
where lpso is different from lnso because the rate at which holes can be supplied to 
the SIPOS-Si interface depends on the hole concentration, Pns at the interface so that 
3.37 
where Vp is the thermal velocity of holes. Bolt et al proposed an expression for the 
recombination current in the SIPOS which is given by [12] 
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lr = 2qWsnt 5 (Pns) sinh(.~) 
5 
T 5 Po 8gkT 
3.38 
where vFs is the t~ickness of SIPOS layer, n1 5 is the intrinsic carrier concentration 
in SIPOS, TS is the carrier lifetime in SIPOS, and Po is the hole concentration at 
equilibrium. 
These equations were used by Bolt and Simmons to produce theoretical I-V 
characteristics that could be fitted quite well to their experimental results although 
they do not mention the two-dimensional effects that will be shown in Chapter 5 to 
control the characteristics. 
3.5 SUMMARY 
In the first part of this chapter a theoretical survey of MISS device operation 
was presented showing that. three switching mechanisms were possible', the punch-
through mode, avalanche mode and the generation controlled mode. The first mode 
applies for a very leaky semi-insulator, the second is for the MISS with high doping 
concentration in the epilayer, while the third is for the device with a less leaky semi-
insulator. The details of each mechanism were reviewed based on the tunnel oxide 
MISS. The basic switching process for all MISS devices is the same regardless of the 
types of semi-insulator used. However the details of the device characteristics are 
strongly governed by the conduction mechanism in the semi-insulator. For the case 
our SRO Fowler-Nordheim tunnelling could be responsible for the carrier conduction 
although a symmetrical Schottky barrier mechanism is also possible as has been 
proposed by others [12). However in explaining the electronic process in the SIPOS-
MISS in this chapter only the SSB model was used for the electronic conduction since 
there is far less information is available about the alternative. 
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CHAPTER FOUR 
FABRICATION AND ELECTRICAL 
CHARACTERIZATION OF THE DEVICE 
4.1 SEMI-INSULATING SRO FILMS 
The work presented in this thesis is based on MISS devices which have been 
fabricated at Durham and Southampton Universities. The MISS structures which 
were fabricated at Southampton are more complicated and they required better fab-
rication facilities. However, the mask patterns were designed in Durham by P. Clifton 
in collaboration with Rutherford Laboratories. Both Durham and Southampton pro-
cesses used the same semi-insulating films which were deposited in the Durham Mi-
croelectronics Clean Rooms t. This chapter is devoted to a description of the device 
fabrication process at Durham and the techniques used for characterization of the 
devices. Since the semi-insulating films used in this work are not as common as oxide 
films, this chapter commence with the general description of the film properties and 
the preparation technique. 
The semi-insulating material used in this devices was silicon-rich-oxide ( SRO )* 
which is slightly different from semi-insulating poly crystaline silicon (SIPOS). It is 
certainly a polycrystaline silicon but heavily doped with oxygen. The films are gen-
erally deposited by means of chemical vapour deposition using either a. N20/SiH4 
system with N2 carrier gas or a C02/SiH4 system with H2 carrier gas [8]. The macro-
scopic chemical composition of SRO can be expressed as Si Ox ( 0 < x < 2). It has been 
t Class 1000 clean rooms, well equipped for standard 10~-tm p-MOS process 
* This term will be used throughout the thesis 
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shown that microscopically the SRO layer as deposited is made up of two phases, Si 
and Si02, with the Si being amorphous [1]. After annealing at 1, 000°C in a nitrogen 
ambient SRO becomes a mixture of silicon crystallites, amorphous silicon and silicon 
dioxide [2,3]. The size of the Si microcrystals, ( < lOA) in SRO as deposited depends 
both on the deposition temperature and on the oxygen concentration. However, in 
microcrystal 
heat-treated SRO the.{size, ( SOA- lOOA) depends on the annealing temperature and 
weakly on the annealing time. The conductivity of the SRO films depends upon the 
silicon content and the higher it is the higher the conductivity. The silicon content. 
can be controlled by changing the gas phase reactant flow ratio Ro = (N20:SiH4) 
to control the resistivity in the range of 108 f2cm- 1010f2cm [4]. The conductivity is 
highly non-ohmic and therefore a strong function of electric field. 
Other properties of SRO which are superior to Si02 are its low permanent 
trapping of carriers, its high dielectric constant [10] and enhanced electron injection 
into oxide [6]. These features have given rise to the application of SRO layers as 
passivating layers in high voltage power transistor [16] and silicon planar devices [1 7], 
as electron injectors for Electrically-Alterable Read-Only Memories (EAROM) [6,7], 
and as a material to increase the capacitance and yield of storage capacitors in memory 
cells [10]. This material has also been used to make a heterojunction transistor with 
high current gain [18]. Recently, this film has been used for a heterojunct.ion SRO-Si 
solar cell [19, 20] and a double heterostructure SRO:Si:SRO solar cell has been shown 
to generate 720m V open c.ircuit voltage[20]. 
4.2 CHEMICAL VAPOUR DEPOSITION OF SRO 
! . The deposition process where a film is deposited by mean of chemical reaction 
or pyrolytic decomposition in the gas phase is called Chemical Vapour Deposition 
( CVD ). This process is widely used in the microelectronics industry for deposition 
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of silicon dioxide, silicon nitride, polysilicon and silicon-rich-oxide. The oxide films 
deposited by means of CVD have several advantages: thicker films can be obtained 
in a short time and at a lower temperature because the growth rate is quite high, 
about .500 - lOOOA/min [11], no silicon is consumed as in thermal oxidation, and 
the films can be produced on substrates other than silicon. There are four types of 
CVD reactor available for industrial and research applications. They are atmospheric 
pressure CVD, low pressure CVD, low temperature CVD, and plasma enhanced CVD. 
The type of reactor used to deposit SRO for the purpose of the present studies 
at Durham is the atmospheric pressure chemical vapour deposition (APCVD). A 
simplified schematic diagram of the APCVD system is shown in figure 4.1, and the 
complete system is shown in figure 4.2. For this type of reactor the chemical reaction 
takes place in a cold wall reactor chamber which has the advantage of reducing the 
amount of wall deposit that can degrade the films due to particles falling. The wafers 
are laid horizontally on a carbon susceptor which has a large thermal mass so that the 
temperature remains stable during deposition. The reactor chamber is heated from 
below using an array of tungsten halogen lamps. The temperature in the chamber is 
measured and controlled by detecting the black body radiation from the susceptor. 
The SRO films deposited in an APCVD reactor use silane, SiH4, ( commonly 
supplied in a low dilution in nitrogen because pure silane can burn and explode when 
exposed to air ). In this work, a composition of 5% SiH4/N2 was used together with 
nitrous oxide, N20, and nitrogen, N2 as the carrier gas. Deposition temperatures are 
generally between 620-700°C, but for the present purpose a temperature of 650°C 
was used. The phase ratio of the reactant gases Ro is given by, 
flow rate of N20 Ro = ::__-----=---=--flow rate of SiH4 4.1 
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As the phase reactant ratio Ro increases the silicon content decreases. The relation-
ship between the excess silicon content and Ro is not linear (figure 4.3) and it is also 
dependent on the deposition temperature [5,14]. The growth rate of the SRO films 
at a constant flow rate of SiH4 has been shown to be dependent on R0 [15] and it 
decreases as Ro increases. However at constant Ro the growth rate increases with the 
SiH4 flow rate. For the present purpose the flow of the carrier gas was maintained at 
35 litres/minute, the flow rate of the N20 was varied between 5 and 14 ml/min, and 
the silane flow was maintained at 61 ml/min. 
Since SRO is a non-stoichiometric material, its depositon is difficult to control in 
cold-wall CVD reactor. An accurate control of both temperature and flow dynamics 
is very important. The latter has been improved by installing a new home-made 
gas. diffuser as shown in figure 4.4(b) to replace the original T -type diffuser shown in 
figure 4.4(a). The new diffuser has improved the quality of the SRO films compared to 
those with the original diffuser. The uniformity of the films may still not be very good 
because the high flow rate of the carrier N2 may cool the wafers. More recently, K wark 
et al.[13] have successful improved the deposition quality for this type of reactor by 
preheating the carrier gas before it enters the reactor chamber. The position of the 
wafer on the susceptor also influences the uniformity of the films probably because 
the flow of gas is more turbulent towards the inlet and outlet. The usable areas of 
good deposition on two inch wafers were at positions 1 and 2 as shown in figure 4.1. 
A study made by E. M. Geake [12] has shown that SRO films deposited at position 
2 are the most uniform with 6% and 5% variations in refractive index and thickness 
across the diameter respectively. Therefore, this position was used throughout the 
work. 
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4.3 SAMPLE FABRICATION 
The silicon used in these experiments was in the form of silicon wafers with 
a 4.4JLm n-type epitaxial layer on a p+ substrate with either < 111 > or < 100 > 
orientation. The resistivity of the epitaxial layer was .5.3fl.cm, which corresponds to 
a doping concentration of 9 x 1014 cm-3 . The wafer size was two inches in diameter, 
and for the present purpose it was cut into four sections before film deposition in 
order to match with the size of the mask used later. 
4.3.1 Cleaning the Wafer 
Great care was taken with the cleaning of the silicon before film deposition. 
First, the wafer was boiled twice in Ultra grade trichloroethane for 5 minutes to 
remove grease. Then it was boiled in a strong oxidising agent ("bomb" ie; 1 : 
1, H202: H2S04 ) for 30 minutes to remove organic contamination. This also ox-
ided the surface and the oxide was removed by dipping the slice in 10% hydrofluoric 
acid, (10% HF) **. The slice was then rinsed thoroughly in ultrapure water before 
proceeding to the next stage of processing. The details of this procedure are explained 
in appendix B. 
4.3.2 SRO Deposition Procedure 
After the cleaning process, the wafer was again dipped in 10% HF, rinsed in 
** Hydrofluoric acid (HF) is widely used for etching Si02 . It is useful in silicon device fabrication 
because of its selectivity in etching silicon very much more slowly than Si02. It is commonly used 
in two forms, 10% HF (1 part 40% HF and 3 parts H20) and buffered HF (1 part 40% HF and 4 
parts 40% ammonium fluoride). The latter is more selective, and will etch silicon only if its surface 
becomes oxidised. 
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deionized water. and blown dry immediately before loading into the CVD reactor. 
The ratio of N20 to SiH4 was set by adjusting the flow rate of both gases depending 
on the deposition parameters required and the composition of the SiH4jN2 gas. For 
the purpose of the present study ratios of 0.1 - 0.25 were used and the deposition 
times were between 0.6 and 2 minutes. 
Immediately after deposition the thickness and index of refraction of the films 
were measured using an ellipsometer which was designed mainly for measurement on 
highly transparent films like Si02. As SRO absorbs some of the light, measurement 
of the thickness and refractive index are only reliable for index values from 1.4 to 3.2 
[12]. The error in the measurement increase with increasing silicon content. Figure 
4.5 shows the relationship of refractive index and film thickness with deposition time 
for Ro = 0.2. 
Precise details of the deposition procedure are given in Appendix B. 
4.3.3 Top Contact Preparation 
Aluminum of 99.999.5% purity was evaporated on the top of the film using an 
electron-beam evaporator. The vacuum system consist of two sorption and one ioniza-
9 
tion pump and in addition a diaphr~ pump was installed to speed up the roughing 
process. Since no rotary pump was used the system is free from oil. Figure 4.6 shows 
the schematic diagram of the vacuum system of the electron beam evaporator. The 
evaporation chamber is made of metal with small glass window to estimate the thick-
ness of the evaporated metal. The samples were placed in the sample holder with the 
SRO surface facing towards the source. Evaporation was performed at a pressure of 
10-7 torr and the AI source was vaporized by focussing a high intensity electron beam 
onto it. The vaporization occurs at a small spot in the AI source only, so that the 
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crucible is free from direct heat and hence does not emit unwanted contaminant atoms 
which would occurs in a thermal evaporation system. Since a voltage of the order of 
4k V is applied to the electron gun the characteristic Al K-shell X-rays are generated, 
and this radiation penetrating the substrate surface and may cause damage to the 
SRO layer and degrade the film [9]. In order to avoid heating the sample too much 
the evaporation was carried out in several stages with a 5 second evaporation and a 
10 minute interval before the next stage to allow the sample to cold down. 
An electrode pattern was defined by standard photolithography. A mask with 
seven different sizes of dots was used in most of the work t, the smallest and largest 
being of 0.18mm2 and 2.36mm2 area respectively. A thin photoresist (Shipley Mi-
croposit 13.50) was dropped onto the centre of the wafer and spun for 30 seconds 
or until the whole surface was covered evenly with photoresist. After baking for 10 
minutes on a hot plate at a temperature of 80°C, the wafer was exposed with UV 
light by means of a mask alignment. machine. The exposed photoresist was removed 
by dipping it in .50% developer for 5 seconds. The unwanted Al was etched away in 
orthophosphoric-nitric acid ( 30:2:7 orthophosphoric:nitric acid:water ), normally tak-
ing about 2 minutes. The photoresist remaining on the Al was removed with acetone 
in an ultrasonic bath and dried with propan 2 ol ( IPA ). This was done after lapping 
the back surface of the slice in order to protect the metal electrode during lapping. 
4.3.4 Back Contact. Preparation 
A good electrical connection between the substrate and metal back contact is 
very important in device characterization. The back contact was made by evaporating 
gold onto the p+ substrate by means of thermal evaporation in a conventional diffusion 
t A mask with different shapes and guard rings was also used as will be discussed in the next 
chapter. 
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and rotary pump evaporator. The back of the slice may become covered with oxide 
during processing so that it was necessary to clean the back surface before making 
contacts. The back surface of the wafer was therefore lapped and etched to remove any 
oxide layer before gold evaporation. The details of the process are given in Appendix 
B. 
The sample was then placed on an aluminum sample holder in the gold evap-
oration chamber. The sample holder also acts as a mask with two 5mm wide holes 
5mm apart. A small quantity of gold of 99.999% purity, was placed in the boat. 
Evaporation was carried out at a pressure of 10-5 torr by turning on the current of 
30A in the heating filament. Gold was deposited on the bare surface of the slice by 
opening the shutter for about 30 seconds. Two strips of gold were deposited so that 
the ohmic contact could be easily checked using a curve tracer. For a good ohmic 
contact the resistance between the two metal strips must be less than lOOn. 
4.4 CURRENT-VOLTAGE MEASUREMENT TECHNIQUE 
The steady state current-voltage characteristics of the MISS are the main m-
terest in the present study and two types of measurement technique were used, an 
analogue system and a computer controlled system. For some investigations only 
the switching and holding voltages were of interest, and they were measured easily 
using a Textronix curve tracer. Apart from the switching parameters, this thesis is 
also concerned with the negative resistance of the device which has been found to be 
stable if great care is taken during the measurement. The stability of the negative 
resistance of this device is a new phenomenon and very dependent on the external 
circuit. 
The electrical connections to the device were made through a gold probe and a 
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conducting platform which provides the electrical contact to the back of the sample. 
A vacuum chuck was used to hold the sample firmly on the platform. The schematic 
diagram of the probe chamber is shown in figure 4.7. 
The measurement techniques are explained in detail in the following section. 
4.4.1 Analogue Measurement System 
Figure 4.8 illustrates the analogue measurement system used. As will be shown 
m Chapter 7, it is necessary to have a high circuit resistance for stability in the 
negative resistance region. The MISS device was therefore connected in series with 
a high value of load resistance (> 100H2), which is greater than the magnitude of 
the negative resistance of the device. The stray capacitance of the measurement 
circuit must also be as small as possible in order to stop circuit oscillation, enable the 
negative resistance region to be plotted, and the correct value of holding current to be 
measured (see section 7.2 .1 in chapter 7 ). In the analogue system, a ramp generator 
and voltage multiplier were used as the voltage supply, and a Keithley electrometer 
Type 602 was used to measure the current. 
The voltage across the device was applied to the analogue plotter through a 
buffer circuit. The reason of using the buffer, apart from its high input impedance, 
was to minimize the parasitic capacitance. The buffer circuit was designed to operate 
at high input voltages of up to 35 volts and this was achieved by using a high voltage 
buffer op-amp Type 2645. The circuit arrangement of this buffer is shown in figure 
4.9. Two op-amps were used to improve the input impedance of ~he buffer circuit 
which was placed in the measuring box together with the MISS so that only a short 
wire was use for the electrical connection to the device and the effect of an external 
inteference was reduced. 
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4.4.2 Automated Measurement System 
In the automated measurement system the HP9000 Series 200 Model 217 mi-
crocomputer was used as a system controller. Corrununication with external devices 
such as printer, disk drive, and measuring devices took place through the IEEE-488-
1978 bus. The data and most of the commands in this standard are transmitted and 
received in parallel through eight data lines to which all devices are connected. There 
are three groups of signals on the bus, the data lines handle the bus information, 
and handshake and bus management lines ensure that proper data transfer and bus 
operation take place. Fortunately the built-in Hewlett-Packard Interface Bus (HPIB) 
does all the bus management functions. Any instrument can be assigned as a talker 
or a listener by sending an appropriate command. 
The schematic diagram of the measurement system as shown in figure 4.10. 
Volt age steps were generated through the built-in voltage source of a Keithley elec-
trometer Type 617 which is controlled by the computer. The maximum voltage and 
current which can be supplied by the 617 is limited to 100 volts and 2mA. Therefore, 
to obtain a high voltage supply, the output voltage was multiplied by either 25 times 
by using a home-made voltage multiplier circuit, or by 1000 times by using a Time 
Electronics Type 1013 multiplier to give output voltages of 250 or 1000 volts, so that 
a high load resistance could be used. The voltage drop across the device was mea-
sured using the same Keithley 617 programed to be a voltmeter, while the current was 
measured using a Keithley picoammeter Type 485. The measurements of current and 
voltage were stored on floppy-disks and they could be plotted on a Hewlett-Packard 
plotter. 
This system was also designed to measure the switching parameters (V5 , Vh, 
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Figure 4.10 Automated measurement system. 
I 0 , I 5 , h) of the devices automatically during the ramping up of the supply voltage. 
The switching point was detected by comparing the three consecutive readings of the 
voltage (Vsh V5 2, V5 3) with the previous reading, (Ys 0 ). If all three readings are 
less than Yso then this value is considered to be the switching voltage, V5 , and the 
current at this point is the switching current Is. After V5 has been detected the step 
voltage is increased by a factor of ten to speed up the measurement. The minimum 
sample voltage reached after the switching voltage is considered to be the holding 
point, (Vh, h) and these values are stored. This technique was used to measure 
the switching parameters of a large number of devices for the purpose of statistical 
analysis and histograms of the four switching parameters could be plotted. The bsting 
of the computer program showing how the switching parameters are detected and 
stored is given in the appendix C. 
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CHAPTER FIVE 
SWITCH INc; CHARACTERISTICS 
OF THE SRO-MISS 
5.1 INTRODUCTION 
This chapter is devoted to the switching behaviour of two terminal SRO-MISS 
devices. Steady state and dynamic measurements were carried out to study the device 
characteristics. The results of this investigation are very important in understanding 
the switching and negative resistance behaviour of the device which will be discussed 
in detail in Chapter 7. The switching characteristic of the MISS has been found to 
be very dependent on various parameters such as epitaxial layer thickness, doping 
concentration and senli-insulating film thickness [6,10,19]. In summary, apart from 
the p-n junction ratio for holes and electrons, the switching behaviour of the MISS is 
strongly governed by the characteristic of the MIS structure which is determined by 
the conduction properties of the SRO and the surface hole concentration. 
Although the MIS diode is not the main interest this work, a basic understanding 
of the electronic behaviour of the structure and the conduction mechanism in the 
SRO is very important. Therefore this Chapter commences with a brief study of the 
characteristics of the SRO-MIS diode and the following sections will be devoted to 
the electrical behaviour of the MISS device in various conditions. 
65 
5.2 CHARACTERISTICS OF SRO-MIS DIODES 
5.2.1 Introduction 
A preliminary study of the properties of metal-SRO-n-type semiconductor struc-
tures had been carried out prior to this work in order to identify the conduction 
mechanism of the SRO [27]. In this section the current-voltage characteristics of the 
SRO-MIS diode will be described. Since the diode is reverse biased for the MISS 
device operation, this characteristic has been investigated in more detail than that of 
the forward biased diode. For this purpose SRO-MIS diodes were fabricated on n-type 
silicon substrates with aluminum and gold as the top and back contact respectively. 
5. 2. 2 Current-Voltage Characteristics 
Figure 5.1 shows the typical current-voltage (1-V) charaterist.ic of the metal-
SRO-silicon (n-t.ype) diode. The thickness and refractive index of the SRO films were 
319A and 2. 76 respectively. As we can see, at low voltage, the current increases 
symmetrically in both reverse and forward bias. Since the silicon surface is in accu-
mulation when it is forward biased, the 1-V curve is determined by the conduction 
properties of the SRO film. At low reverse bias, the voltage is too small to form 
a depletion layer at the SRO-semiconductor interface. As a result the current flow 
through the device increases with the applied voltage. As the applied voltage rises 
further the semiconductor voltage becomes larger than that in the SRO layer. The 
total current through the MIS is then determined by the voltage division so that the 
current through the SRO and the generation current in the semiconductor are equal 
(J = lsRo = 19 ). 
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Figure 5.2 1- V characteristics of the SRO-MIS with different types of SH.O. 
Increasing the reverse bias voltage beyond a certain point the current flow be-
comes limited by the generation current in the semiconductor, and this condition is 
known as a semiconductor limited state (SLS). The voltage at which the semiconduc-
tor limited state takes place (reverse saturation voltage) depends on the conduction 
properties of the SRO films. When the SRO is less conductive a higher voltage has 
to be applied for the current to reach the saturation limit. Generally, the thicker the 
SRO layer the higher the voltage for SLS as clearlly demonstrated in figure 5.2. The 
differences in the reverse saturation currents were probably due to slight differences 
in doping density of the n-type substrates of the samples used. 
Since the forward bias current is governed by the SRO type, then as we can 
see, when the SRO become more conductive, the current increases more rapidly with 
voltage. Figure 5.2 clearly shows that the thickness and refractive index of the SRO 
are the two important parameters which determine the conduction of the films. At 
a constant thickness, the conductivity of the SRO increases with refractive index, 
corresponding to the increase in silicon content. 
5.2.3 Effect of Illumination 
The rate of supply of holes can be increased by shining light on the sample 
with hv > E9 , the energy gap of the silicon. This experiment was carried out using 
a microscope lamp as a light source whose intensity could be varied. A light meter 
was used to measure the intensity in lux. Some of the incident light is absorbed in 
the depletion region where it creates electron-hole pairs which effectively increase the 
generation current. The electron-hole pairs are produced by the incident light at a 
rate G(x) given by [3], 
67 
Ec- -
- E 
- -- -'----------- Ec F 
~ 
-----t ____ Ev 
Figure 5.3 The energy band diagram of the MIS wit.h light illumination. 
G ( x) = <P<p 0 aexp(- o:x) 5.1 
where <P is the effective quantum efficiency which is the number electrons generated 
when one photon of that wavelength is incident upon it, <p 0 is the total incident photon 
flux per unit area per second (photons/cm2 s), and a is the absorption coefficient in 
cm- 1 . Both <P and a are functions of optical wavelength and the semiconductor 
material [3]. Figure 5.3 shows the energy band diagram of the MIS under light 
illumination. Figure 5.4( a) shows the variation of the reverse bias current of an 
SRO-MIS of electrode size 1.55mm2 with light intensity. As the light. intensity(lux) 
increases the reverse saturation current increases. The increase of reverse saturation 
current with light at a constant voltage is not linear for high illumination as shown in 
figure 5.4(b ). Initially the voltage and hole current across the SRO will be the same 
as before, that is less than the supply rate of holes. The electron-hole pairs created 
by light increase the charge in the inversion layer and this increases the voltage across 
the SRO. This causes a voltage redistribution between the SRO and depletion region 
where the voltage drop in the SRO increases with a decrease in the voltage across 
the depletion region. Increasing the voltage across the SRO, and hence the electric 
field, enhances the hole current through the SRO until it is equal to the supply rate of 
holes and a new equlibrium steady-state condition is reached. As a result of the high 
electric field across the SRO layer there will be a higher injection of electron current 
into the semiconductor, and hence the total current across the MIS is higher than 
that without incident light. At a higher illumination the rate of supply of holes is 
high so that the surface concentration is increased. As a result the voltage drop across 
the SRO increases further, decreasing the width of the surface depletion region and 
hence reducing the generation current. Therefore, the current through the structure 
is not linear with illumination as initially expected. 
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MIS devices with a different type of SRO were illuminated with the same light 
intensity and found to give different reverse saturation current. The SR0160 (index 
of refraction, n= 2.24, and thickness, d=178A) gives a total current of 190/LA when 
illuminated under 600 lux of light and biased at 6 volts, whereas SR0122 (n=2. 76, 
d=319A) gives only 128f1A. This shows that the sensitivity of MIS to light depends on 
the type of SRO. Since the SR0122 film is less conductive than SR0160, the rate of 
which holes can pass through the layer is less, and hence the surface concentration of 
holes is higher. As a consequence, the voltage droppd in the SR0122 layer is greater 
than in SRO 160. This result in a higher depletion layer width and hence generation 
current for the MIS with the SR0160 type of film. 
Another factor which might contribute to this behaviour is that the SRO film 
becomes less transparent and its reflectance increases as the thickness and refractive 
index increase [2.5]. Thus fewer photons can reach the semiconductor, and a smaller 
number of electron-hole pairs are created. The MIS with the SR0122 layer would 
have a total reverse saturation current at a constant voltage which is smaller than 
with the SR0160. 
5.2.4 Effect of Work Function Difference 
In order to study the effect of work function on the MIS characteristics aluminum 
and gold electrodes were deposited on the same wafer using a metal mask since 
photolithography could not be used because gold does not stick very well to SRO * and 
wet processing causes the gold to come off the surface during the washing procedure. 
Figure 5 . .5 shows the reverse bias I-V characteristic of the MIS with aluminum and 
gold electrodes. Both were the same size (0.4 7 mm2 ) and the thickness and refractive 
index of the SRO are 300A and 2.9 respectively. As can be seen, the current for the 
* This is probably because of gold has less affinity to oxide and SRO 
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aluminum electrode MIS is a little higher than the current for the gold electrode. 
Since the gold work function is higher than that of the aluminum, a higher 
voltage is needed to lift the Fermi energy level to the same point as for the aluminum 
electrode so that the same amount of current can flow. Thus, the reverse current of 
the MIS with the gold electrode begins to saturate at a higher voltage than with the 
aluminum electrode. That is to say, the reverse saturation current of the Au-SRO-
n is lower than for the Al-SRO-n at the same applied voltage. Bolt and Simmons 
have also found that the SIPOS-MIS with a gold electrode gives a lower value of the 
saturation current [21]. 
The reverse saturation current flowing through the MIS structure is a generation 
current given by 
5.2 
where 
The voltage across the SRO-MIS can be written as 
V = Vs RO + Vp B + 1/.• s 5.3 
where VsRO is the voltage drop in the SRO layer and \lp B is the flat band voltage 
given by 
VFB = <l>ms- QC, 
't 
.5.4 
where ¢>ms is the work function difference, Qi is the interface charge per unit area 
and Ci is the semi-insulator capacitance per unit area. In terms of voltage division 
the surface potential can be written as 
5.5 
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At the same reverse saturation current for devices with Au and AI electrodes the 
surface potential must be the same. Hence, from equation 5.2 and 5.5 
.5.6 
for the aluminum electrode, and 
5.7 
for the gold electrode where V1 and V2 are the voltages across the Al-SRO-n and 
A u-SRO-n respectively. The difference in voltage is 
5.8 
where <Pms 2 and ¢ms1 are the work function differences for Au-SRO-n and Al-SRO-n 
respectively. Therefore the voltage required to give the same generation current for 
Au-SRO-n is (¢ms2 - ¢ms 1 = 0.5 volts) higher than that of Al-SRO-n. This value 
agrees with the result shown in figure 5.5 for a reverse current of 2.5 x 10-5 Amps. 
This experiment shows that the current flow through both types of diode is 
governed by generation but it is also influenced by the metal contact. Since the MISS 
behaviour is governed by the MIS characteristics, the work function difference will 
also affect the 1- V characteristics of the MISS. 
5.3 TWO DIMENSIONAL EFFECTS IN SRO-MISS DEVICES 
5.3.1 Introduction 
For any integrated circuit application MISS devices have to be reasonably small 
in order to be competitive with the present VLSI technology. The tunnel oxide MISS 
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device has been found to be geometrically dependent [ 11 ,12], and the reason has not 
been clearly understood. Therefore the present investigation was intended to be more 
comprehensive for SRO-MISS devices and various structures were fabricated at both 
Durham and Southampton Universities. The studies on the two dimensional effects 
are divided into four groups to find the effects of electrode area, electrode perimeter 
or shape, junction area and guard ring voltage respectively. 
5.3.2 Effect of Electrode Area - Large Devices 
To investigate this effect, MISS devices with different sizes of aluminum elec-
trode were fabricated on the same wafer with no isolation between them. The small-
est and the largest circular electrodes were 0.41 and 2.73mm2 area respectively. The 
switching voltage generally falls with area and for large areas it may become less 
than the holding voltage so that the device shows no switching at all. The switching 
behaviour also depends on the film composition. A series of fabrication runs using 
SRO films with different compositions was carried out in order to obtain the most 
suitable films for the purpose of this study. For studying the area effect it was prefer-
able to obtain switching for all sizes of electrode. The peformance of the devices with 
different SRO types is summarized in table 5.1. 
Figure 5.6 shows comparative I-V plots of the MISS devices of different sizes for 
sample SR0157 with a film thickness of 304A and refractive index of 2.9. It shows, 
that as the area increases, the switching voltage, V5 , decreases, and for a very large 
electrode a p-n junction like characteristic can be observed equivalent to Vh > V5 • On 
the other hand, as the area decreases, V5 increases, and the holding voltage increases 
slightly. 
72 
Table 5.1: Switching peformance with different types of SRO 
CVD condition 
Run no. Ro 
SR0123 0.25 
SR0124 0.21 
SR0155 0.15 
SR01.56 0.13 
SR01.57 0.10 
SR01.58 0.10 
SR01.59 0.10 
SR0182 0.09 
where, 
A ) = 2.36mnr 
B = 1.5Smm2 
c = 1.12nm12 
D = 0.89mni 
t(min) T(°C) 
1.0 650 
1.0 650 
1.5 650 
1.0 650 
1.0 650 
0.6 650 
0.8 650 
1.0 650 
E = 0.59mm2 
F = 0.37mm2 
G = 0.18mm2 
Ellipsometry Devices Sizes 
for switching 
n d(A) A B c D E F G 
2.5 275 X X X s s s s 
2.7 276 X X X X s s s 
3.1 310 X X X s s s s 
2.4 199 X s s s s s s 
2.9 304 s s s s s s s 
< 1.5 100 s s s s s s s 
2.4 194 X X X X s s s 
2.8 241 s s s s s s s 
X= Does not Switch (p-n junction like) 
S:::::: Switch, Vs > Vh 
The variation of the switching and holding voltages with electrode area is shown 
in figure .5.7, and the corresponding switching and holding currents are shown in figure 
5.8. The switching process is generally controlled by the hole generation in the surface 
depletion region. High value of Vs for some of the samples may be due the to punch-
through switching mechanism which occurs when the surface depletion layer reaches 
the p-n junction depletion layer. The punch-through voltage is 
5.9 
where nrn is then-type epilayer thickness, W3 is the p-n junction depletion width and 
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Figure 5.9 Variation of switching voltage V5 with electrode area for a different 
type of SRO. 
Nd is the doping density of the epilayer. For the samples used in this experiment the 
calculated punch-through voltage is about 20 volts. The increase of V5 as the device 
size decreases will therefore be limited to the punch-through voltage. 
The area dependence of the switching parameters is also governed by the con-
duction of the SRO films, ie. the composition and the thickness. This behaviour 
has also been found to occur in a tunnel-oxide MISS where the area dependence is 
governed by the oxide thickness [11]. The variation of switching voltage with area 
for different types of SRO film is shown in figure 5.9. As we can see, for a constant 
phase ratio, R 0 , of the reactant gases the sensitivity of the area dependence of the 
switching voltage ( Sv = l:l. \.-~ / l:l.A ), increases with deposition time and for a constant 
deposition time, S1• increases as Ro increases. The area dependence therefore varies 
with the SRO composition, and the conduction of the films. It seems to be that 
for the less conductive film the higher is the sensitivity to area. As discussed in the 
previous Chapter the composition of the film is very difficult to control or estimate 
because it was critically dependent on the CVD parameters. 
A similar investigation has also been carried out by Duncan and Tonner [11 J for 
tunnel-oxide MISS samples with a square electrodes. They explained the dependence 
of switching voltage with area as due to a current fringing effect which becomes 
dominant when the electrode dimension is of the order of the epitaxial layer thickness. 
However in our investigation the area dependence is dominant even if the electrode 
size.~s too times greater than the epitaxial thickness. In spite of this it is believed that 
the area dependence of the switching parameters is still due to the current spreading 
in the device structure. 
Current spreading will occur in a semiconductor structure if one of the terminals 
is much smaller than the other. In the MISS it is due to the fact that the p-n junction 
voltage cannot fall to zero suddenly at the electrode edge as shown in figure 5.10. 
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Figure 5.10 Current spreading in the p-n junction. 
Hence there is a lateral electron flow in the epilayer and a lateral fall of voltage 
because of the resistivity of the material which has also been explained for a laser 
diode structure [14]. The total current flowing through the p-n junction can be written 
as, 
5.10 
where IepUen) is the uniform hole(electron) current under the electrode, and lrp(r) 
and Ir., ( r) are the total hole and electron spreading current respectively. The current 
through the elemental section dr is 
dlr(r) = dft(r) + dlj(r) 5.11 
where 
qV(r) 
dlt(r) = l 5 exp 1 dr kT 5.12 
and the recombination current 
dl' ( ) - I' q Vj ( r) d f r - sexp 2kT r 5.13 
where I~ depends on the quality of the epilayer. Therefore the total spreading current 
for a distant ,\ from the edge of electrode is 
5.14 
Therefore, the total current of each diode is controlled by the spreading current 
which has been shown to increase when the electrode area decreases [14]. This shows 
that the smaller the electrode the larger the total current needed to turn it on, and 
hence the higher the applied voltage for switching. 
The experimental results show that the switching current of the MISS device 
is proportional to the electrode area so that the current density is constant. On the 
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other hand the holding current is not proportional to area, and the current density 
decreases as the electrode area increases. Hypothetically we can say that the holding 
current is proportional to the effective electrode area, Aeff. 
5.15 
If r is the radius of the electrode then the effective area is, 
5.16 
where ,\ is the additional effective radius due to the current spreading and the addi-
tional area is recognised as a spreading area. By substituting equation .5.16 into 5.15 
we find 
5.17 
The additional effective radius, >., can therefore be obtained by extrapolating 
the plot of VJh vs r, or by using a linear regression. The plot is shown in figure 
5.11. As we can see, at a constant area t.he holding current varries significantly with 
the SRO type and this implies that the spreading radius ,\ is also dependent on the 
type of film. From table 5.1 and figure 5.11 it can be seen that device with a small 
spreading radius will not switch at all for a large electrode. That is to say, the device 
will switch over a wide range of electrode areas only if the spreading radius is large. 
This type of current spreading is thought to be controlled by surface recombination 
which is believed to be governed by the composition and thickness of the film. 
In order to check the effect of current spreading in the p-n junction different sizes 
/ 
of electrode were made directly on n-p+ wafer. The current-voltage characteristics 
for each electrode are shown in figure 5.12. The effective radius due to the current 
spreading in the p-n junction is estimated by plotting the square root of current 
against electrode radius as in figure 5.13. As we can see a similar trend occurs but 
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with rather a small value of A which seems to depend on the junction voltage. This is 
because at low voltage the recombination at the junction is dominant and this gives 
rise to a higher value of A than for larger voltages. 
5.3.3 Effect of Electrode Area- Small Devices 
For a more comprehensive study, a multi device chip containing various MISS 
structures such as isolated MISS devices, three terminal MISS devices, lateral devices, 
etc, was designed by P. Clifton and fabricated at Southampton except for the SRO 
deposition at Durham. The mask layout is shown in figure 5.14. The area effect stud-
ies were continued on this wafer which we will refer to as wafer no. 1. The thickness 
of then-type epilayer on the initial wafer before processing was 7 .3J1m, but since high 
temperature processing was used for some of the structures the njp+ junction will 
have moved up toward the surface. Using grooving and staining techniques the epi-
layer thickness was measured on the final wafer as 2.95J.Lm. The largest and smallest 
electrodes were 200 x 200J.Lm and 5 x 5J.Lm respectively. Measurements were made on 
ten different size devices on all 120 chips on a 3-inch wafer uSing a Textronix curve 
tracer so that it could be done quickly. For more accurate readings measurements 
were repeated on a few devices using the automated system as described in the pre-
ceding chapter. The overall switching voltage is below the calculated punch-through 
voltage which is about 48.0 volts. Therefore the device switches by the generation 
controlled mechanism as explained in Chapter 3. 
The switching parameters of any particular size of the device on each chip were 
found to be inconsistent over the whole wafer. The switching parameters of the whole 
wafer were mapped in three dimensional plots, so that their variation with location 
on the wafer could be identified. As we ca.n see from figure 5.15(a), Vs for devices 
with an electrode area of 160 x 160J.Lm shown very different values at three main areas 
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Figure 5.14 Mask pattern for the multi-structure chip designed by P. Clifton. 
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on the wafer. However for the smallest device, 5 x 5J,Lm, the switching voltage seems 
to be more consistent over the whole wafer as shown in figure 5.15(b ). In general 
the variability was found to decrease with area between these typical results. This 
effect. is probably due to several reasons; the uniformity of the deposited SRO layer 
was not very good especially on the 3 inch wafers, the resistivity of the epilayer was 
not uniform across the wafer, and surface and junction defects were present on the 
epilayer [13]. As the device area decreases, the probability of the defects being present 
is lesl'l than with a large electrode. The switching parameters therefore become more 
consistent over the wafer as the area decreases as demonstrated by the bar charts in 
Appendix D, figure D1 - D9. 
The mean and standard division of the switching parameters are given in ap-
pendix D and their variation with electrode area is shown in figure 5.16. As can 
be seen, increasing the electrode area in the range of 5 x 5J.Lm to 20 x 20J.Lm causes 
the holding voltage to decrease very rapidly. However as the area increases further 
v'h becomes almost constant with area. The holding voltage of the smallest device 
(25J,Lm 2 ) was about 21.8 volts and the holding current was 0.86mA which is equiv-
alent to a current density of 3440 A/cm2 . At this value the p-n junction is in a 
very high-injection condition so that the potential drop on bo"th sides of the junction 
may be very significant [3]. By assuming that most of the device voltage drop is in 
the SRO layer, the electric field will be 10.9 x 106V /em. Therefore, a steady state 
current-voltage measurement is most likely to end up with dielectric breakdown when 
it reaches the holding point. This occurred in many of the measurements. 
5.3.4 Effect of ElE>ctrode Perimeter 
To investigate the effects of spreading in more detail some devices with alu-
minum electrodes of equal size but different perimeters were fabricated. The elec-
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Figure 5.17 Optical mask pattern used to study the effect of electrode perime-
ter . 
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trade pattern, shown in figure 5.17, avoided the use of sharp edge corners in order to 
be consistent with the round shape used in the previous study and also to avoid the 
crowding of current due to small radius at the sharp edges. Due to technical problems 
in cutting the mask, electrodes of only two different areas were made. The switching 
parameters were measured using the automated system and the result is shown in 
figure 5.18 for an electrode area of 0.61 mm2. As we can see, the switching and hold-
ing voltages increase as the electrode perimeter increases. However the holding and 
switching current seem to be constant. for all perimeters for electrodes of the same 
area. Similar results were obtained for the electrode area of 0.25 mm2 . 
The increase of V5 with electrode perimeter provides more evidence that a cur-
rent spreading effect is prominent in nonisolated MISS devices. The spreading current 
becomes greater if the edge or perimeter of the electrode is larger. Since the elec-
trode area is constant, increasing its perimeter will narrow the width and increase the 
length. As a result, the spreading area increases as the perimeter increases as shown 
in Appendix E. Therefore the variation of switching voltage with device perimeter 
can be explained using the same argument as in section 5.3.2. It is believed that 
increasing the perimeter further will continuously increase the switching voltage until 
the punch-through condition is reached. 
5.3.5 Effect. of Junction Area 
The p-n junction area can be defined separately from the electrode area by 
making an electrical isolation barrier around the device. There are three different ways 
in which electrical isolation can be made on monolithic devices:- junction isolation, 
V-groove isolation, and local oxidation of silicon (LOCOS). V-groove and junction 
isolated devices were fabricated at Southampton University. Unfortunately due to 
processing problems all the devices on the junction isolation wafers failed. Therefore 
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all the isolation studies were based on devices with V-grooves on wafer no.1. The 
cross sectional view of the isolated device is depicted in figure 5.19. 
Since all the very small devices had faulty V-grooves, there are no results for a 
junction areas of less than 60 x 60JLm. Based on measurements on a limited number 
of samples, seven devices on 20 to 40 chips, it was found that the magnitude of V5 
increases with the junction area, A1 , as shown in figure 5.20. Similar studies made by 
Faraone et. al [12] shown that this trend is independent of semi-insulator thickness 
and the material parameters of the substrate. As the electrode to junction area 
ratio approaches one, the switching voltage decreases to the holding voltage. This is 
probably because the isolation has reduced the loss of electron current due spreading 
so the junction electron current density is increased. Therefore, the density of injected 
holes to the epilayer is also increased by reducing the area of the n-p+ junction. As 
a result the switching voltage is reduced. 
Chang et. al [23] have fabricated an isolated MIS-p-n+ device with an n+ 
diffused-shielding ring around the tunnel oxide window (MIS) so that the effect of 
current spreading near the surface became less significant. They also found that the 
switching voltage depended on the ratio of the tunnel window area to the junction 
area in the same way with the larger junction giving rise to a higher switching voltage. 
They suggested that the regenerative process becomes easier if av, I avo:z: is large, and 
that 
av1 1 
--a-.-8Vo:z: dA1 
5.18 
where dis the oxide thickness. However, their model does not explain why the holding 
voltage increases for very small electrode areas especially if the ratio of Ae/ A1 ~ 0.1 
as in figure .5.20. Therefore we suggest that the effect is due to the combination of 
high current spreading and high injection in the p-n junction. 
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5.3.6 Effect of Metal Guard Ring 
As has been demonstrated, the switching behaviour of the MISS is strongly 
influenced by the current spreading. Therefore, in order to reduce the effect of current 
spreading, a guard ring around the metal electrode was used. The electrodes were 
fabricated in the department using the mask shown in figure 5.21 where the electrodes 
have many different sizes from 0.395 to 1.48mm diameter. For technical reasons the 
gap between the electrode and the metal guard ring could not be made the same 
for all electrode areas and it has values between 0.09.5 to 0.158mm. The rest of the 
fabrication procedure was the same as before. 
The variation of the switching voltage as a function of guard ring voltage for the 
device with an electrode diameter of 1.33mm and a gap of 0.14mm is shown in figure 
5.22. As it can be seen, both positive and negative voltages on the guide ring cause 
the switching voltage to decrease. The variation of holding voltage was small (about 
0.2 volts decrease per volt for both positive and negative voltages on the guard ring) 
compared with the variation of the switching voltage. When a positive potential is 
applied to the metal guard ring, the semiconductor surface around the device becomes 
accumulated with electrons. At the same time, the n-p+ junction around the device 
is reverse biased, and the space charge layer will extend toward the surface more than 
in the active part of the device as the guard ring potential is increased. This will 
reduce the sideways spreading of the electrons into the surrounding area in much the 
same way as an isolation barrier. As the guard ring voltage is increased the :isolation 
becomes more marked and the switching voltage falls. In addition, the accumulated 
electrons at the surface prevent the injected electrons from the electrode flowing 
laterally or spreading in the surface so forcing the majority of the electron current to 
flow within the actual device area. 
For the case of negative potential on the guard ring the giant MISS device over 
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most of the wafer will be ON due to the area effect for all voltage above about 4V. 
Thus, the surface will be depleted for low guard ring voltages and then inverted for 
high voltages. The n-p+ junction around the active devices will be forward biased 
everywhere. The holes from the inverted surface under the metal guard ring will be 
able to flow towards the SRO-semiconductor interface under the active device elec-
trode and this will speed up the formation of the inversion layer there thus reducing 
the switching voltage. The effect will become more pronounced as the guard ring 
voltage is increased. 
For the smallest device with the diameter of 0.54mm when the guard ring voltage 
was increased negatively the switching voltage at first increased above the initial F5 
value (with zero potential on the guard ring) and then decreased drastically as shown 
in figure 5.23. Since the electrode is relatively small compared to the previous one, 
the field spreading effect is greater. As a consequence, the depletion layer under the 
electrode may extend further laterally towards the metal guard ring. However it. is 
not dear how this can initially increase the value of the switching voltage as found. 
However, as the guard ring potential increases further the surface begins to invert, 
reducing the switching voltage as described previously. 
5.3. 7 Conclusion on Two-Dimensional Effects 
The two dimensional effect on the MISS device has been investigated experimen-
tally. The area dependence of the switching voltage is shown to be due to the current 
spreading in the epilayer. Measurements on a p-n junction with different electrode 
areas gave further evidence about the existence of current spreading in this type of 
structure. Spreading occurs as a result of the junction potential not falling suddenly 
at the edge of the electrode. The effect on the switching voltage was investigated 
further by looking at the effects of electrode perimeter, junction area and guard ring 
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voltage. 
The effect of perimeter is that the switching voltage increases as the spreading 
area increases and it does not depend on the electrode area. The spreading area can 
be reduced by making an electrical isolation barrier to clearly define the p-n junction 
area. The result of this experiment is that the switching voltage decreases if the 
electrode to junction area ratio is decre(l.sed. This shows again that the switching 
voltage decreases with decrease of the spreading area. A similar result was also 
found for samples with a metal guard ring where the switching voltage decreases with 
increase of guard ring voltage again due to the change in the spreading area. 
5.4 EFFECT OF SRO DEPOSITION TIME 
5.4.1 Introduction 
Since the SRO is non-stoichiometric in nature and the growth is not accurately 
controlled it was not possible to vary the thickness without changing the index of 
refraction which corresponds to the percentage of silicon in the film. As has already 
been shown in Chapter 4, increasing in the deposition time increases the thickness as 
well as the refractive index of the film. Therefore the preliminary investigation of film 
type was carried out merely to see the variation of the switching parameters with the 
deposition time at a constant gas phase ratio. For this purpose, the SRO deposition 
was carried out by keeping the flow rate of N20 and SiH4 constant at 6.5ml/min 
and 61.3 rnl/minute respectively, and the deposition time was varied from 0.6 to 2.0 
minute. 
5.4.2 Results and Discussion 
The apparent refractive index and thickness of the films used is shown in table 5.2. 
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Table 5.2: The ellipsometer readings of apparent refractive index 
and thickness with SRO deposition time 
Ellipsometer reading 
Deposition time (min) n d(A.) 
0.6 < 1.5 100 
0.8 2.4 194 
1.0 2.9 304 
1.5 3.1 310 
2.0 1.3 120 
As shown in figure 5.24 and 5.25, increasing in the deposition time from 1.0 
to 2.0 minutes results in an increase of the switching parameters, V5 , Vh and / 5 , 
whereas h is rather different. The variation of the switching current with deposition 
time appears to show a peak at 0.8 minute. The holding current was very high at 
0.6 minute and it then decreases with time up to 1.0 minute and after this point it 
increases slightly with time as shown in figure 5.25. 
The SRO films deposited on silicon under the present conditions have been 
shown to have a three layer structure. The first layer is the atmospheric oxide, about 
15A, the second is the SRO, and the third is another layer of atmospheric oxide [27]. 
At a small deposition time, the measured refractive index was very close to the oxide 
value, and this is because the ellipsometer readings only give the average values of the 
total composition over the film thickness and oxide is more dominant in this case. As 
the deposition time increases, the measured refractive index and thickness increase 
because the SRO layer becomes dominant compared to the atmospheric oxides. At a 
larger deposition time ( 2 minute) the ellipsometer readings may give false values of 
refractive index and thickness because the SRO become less transparent due to the 
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increase in the silicon concentration. 
Based on a symmetrical Schottky barrier (SSB) model as a conduction mech-
anism in SIPOS, Bolt and Simmons [10] have shown that the increase in oxygen 
concentration was equivalent to decreasing the effective Richardson constant, A*, 
and increasing the barrier height between grains, 'Pb· This resulted in the theoretical 
increase of V5 , Vh, 15 , and h, but in their model the thickness of the film was not 
taken into account. For the present SRO the apparent refractive index and hence 
the average silicon concentration increases with deposition time so that the switching 
parameters would be expected to fall. As they do the opposite, the effect of thickness 
must predominate. A rise of all the parameters with thickness would be expected 
from the general mechanism of a tunnel oxide device. This trend has been observed 
by other workers [2,16,28-30] for tunnel oxide, polysilicon lind SIPOS-MISS devices. 
The switching characteristic at a deposition time of less than 0.8min is probably 
governed by the oxide layer rather than the SRO so that it can be excluded in viewing 
the variation of the switching parameters with the SRO deposition time. 
5.5 EFFECT OF HEAT TREATMENT ON SWITCHING CHARACTER-
ISTICS 
In order to study the effect of heat treatment on the switching characteristics 
of the MISS device~ wafers with aluminum electrodes and gold back contacts were 
annealed in a nitrogen ambient at a temperature of 400°C for 5 and 10 minutes. 
The 1-V measurement was carried out before and after the heat treatment. It was 
found that the heat treated device gave lower holding and switching currents and 
lower switching and holding voltages. Table 5.3 shows the switching parameters of 
the as-made and heat treated-devices. The switching and holding currents of the 
85 
heat-treated devices decreased to more than half of the values for the as-made device. 
Table 5.3: The effect of heat treatment on switching parameters 
(Non-isolated devices. Electrode area of 0.18mm2 ) 
Annealing time Vs(V) Vh(V) 15 (mA) h(mA) 
as-made 12.0 4.7 0.12 0.52 
5 min. 8.0 4.4 0.068 0.268 
10 min. 8.0 3.0 0.039 0.15 
For the case of thermally grown oxide, heat treatment in the presence of an 
aluminum electrode will make the interfacial trapping centre disappear [18]. and for 
a tunnel oxide MISS device this has been shown theoretically to increase the switching 
voltage [26]. The changes in the switching parameters for the SRO-MISS as shown 
in table .5,.9 are the opposite and probably due to the increase in the trap energy as, a 
result of heat treatment [17] with this material. The position of traps in the band gap 
influences the charge storage and the barrier height which they produce. The larger 
the trap energy the lower the barrier height hence reducing the switching voltage and 
current [2,10]. The presence of traps in the heat treated SRO-MISS was confirmed 
using a technique used by H. K. Phan et. al [8] as will be discussed in section 5.10. 
The effect of high temperature annealing (800°C) on the switching parameters will 
be discussed in the following section. 
5.6 EFFECT OF GOLD DIFFUSION 
This investigation was carried-out in order to see the effect of a bulk recombina-
tion centre on the switching characteristics of the device. The effect. on charge storage 
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was also studied and will be discussed in section 5.10.4. Gold has long been known 
as an impurity which can be used to reduce the minority carrier lifetime in semicon-
ductor devices by forming deep leve~in the energy bandgap. It has a relatively high 
solid solubility in interstitial and substitutional sites in silicon [1] and this has the 
advantage that its concentration can be controlled over a wide range of values. The 
recombination centre was introduced in the MISS devices by diffusion of a controlled 
amount of gold from the back of the sample. 
5.6.1 Sample Preparation 
The wafer was cut into four pieces and SRO deposition was carried out on all of 
them in one run so that each piece had the same type of film. Immediately after the 
deposition pure gold was evaporated on to the back of two of them. The slices with 
gold at the back were loaded into the gold annealing furnace together with a control 
slice without gold at the back because it is believed that the conductivity of SRO 
will be affected by heat treatment. The diffusion was carried out at a temperature of 
800°C for 5 and 10 minutes for two pairs of samples and the nitrogen flow was keept 
constant at the rate of 2 litres/minute. The top electrode and back contacts were 
then made using the same technique as described in Chapter 4. 
follows 
Since the gold diffusion . k- complementary error function (erfc) diffusion, the 
impurity ~oncentration at any given time and given distance is given by [1 ], 
N(x, t) = N 0 erfc { 
2
Jm} 5.19 
where N0 atoms/ cm2 is the amount of gold placed on the surface before diffusion, D is 
the diffusion coefficient in cm2 /sec, t the diffusion time in seconds, and x the diffusion 
distance in em. It is very difficult to estimate accurately the gold concentration in 
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the device because its diffusivity is a strong function of defect concentration, doping 
level and temperature [1]. However, the gold concentration at 250JLm from the surface 
(the thickness of the wafer) can be estimated using both interstitial and substitutional 
diffusion coefficients at 800°C which are 4.0x 10-6cm2s-1 and 9.0x 10-12cm2s- 1 re-
spectively. The effective diffusion coefficient [31] 
5.20 
By assuming No = 5 x 1015cm-2, the gold concentration at 250JLm from the surface is 
3.1 x 1015cm-2 and 3.9 x 1015cm- 2 for 5 and 10 minute annealing times respectively. 
5.6.2 Results and Discussion 
Their switching characteristics are summarized as in table .5.4. 
Table 5.4: Effect of gold doping on the MISS characteristics 
(Average results for 4 non-isolated devices) 
Electrode size= 1. 73mrn 2 
Annealing time V5 (V) Vh(V) l 5 (mA) h(mA) 
5 min (no gold) 13.4 5.1 0.12 0.8 
5min (with gold) 14.7 6.8 0.42 1.0 
10 min (no gold) 16.1 4.9 0.18 0.8 
10 min (with gold) 14.2 6.4 0.08 0.55 
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Electrode size=0.96mm2 
Annealing time Vs(V) Vh(V) Is(mA) h(mA) 
5 min (no gold) 13.7 4.7 0.09 0.6 
5min (with gold) 14.6 6.9 0.3 1.04 
10 min (no gold) 17 4.8 0.13 0.7 
10 min (with gold) 14.8 6.2 0.06 0.47 
Electrode size=0.4 7mm2 
Annealing time Vs(V) Vh(V) I 5 (mA) Ih(mA) 
' 
5 min (no gold) 16.2 .5.6 0.05 0.5 
5min (with gold) 15.4 7.4 0.2 0.93 
10 min (no gold) 16.8 .5.2 0.10 0.64 
10 min (with gold) 15.1 6.9 I 0.10 0.55 
As can be seen from table 5.4, for the 5 minute annealing all the switching pa-
rameters seem to be increased with gold on the back of the wafer. On the other hand, 
for 10 minute annealing, V5 , Is, and h decrease but Vh increases if gold is present 
during the annealing. The increase in the switching parameters for the samples where 
there was no gold during annealing for 5 and 10 minutes was believed to be due to 
the increase of the interface state density [16]. The interface state density of SRO 
has been demonstrated by Tong et al [17] to increase if the SRO is annealed under 
the present conditions. The effect of interface state density on the 1-V characteris-
tic of the MISS has been shown theoretically to increase the V5 , I5 , h, and slightly 
increase the Vh [16], and the present experimental results also show a similar trend. 
The presence of interface states will develop an interfacial barrier which prevents or 
delays the formation of the inversion layer at the interface as the voltage is increased, 
hence increasing the switching voltage and current. 
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For the sample with 5 minute gold diffusion the gold concentration is probably 
small compared to the interface state density which might be present due to the 
annealing. As a result the I-V characteristics are predominantly determined by the 
type of SRO and the interface state density which increases during the annealing. 
However, for 10 minute diffusion the effect of the gold becomes dominant compared 
to the effect of the interface states. 
The presence of recombination centres with a capture cross section for holes 
greater than for electrons [1 J gives rise to an increase of recombination current, lrec, 
in then-region. As a consequence, the hole tunnel current ( ltp = lp1 + lrec) increases, 
increasing the injection of electron tunnel current and hence turning the n-p+ junction 
into more forward bias. Thus the switching voltage decreases. Since the rate of 
recombination is greater, a higher voltage is needed to maintain the inversion when 
the device is turned on, and this results in a higher holding voltage. Hence it is 
concluded that gold doping reduces, V5 , 15 and h, but increases the value of Vh· This 
is an agreement with the results in table 5.4. 
5.7 EFFECT OF WORK FUNCTION DIFFERENCE ON THE MISS 
SWITCHING PARAMETERS 
To study t.he effect. of work function difference on the switching characteristics 
of the SRO-MISS gqld which has a work function of 5.0 volts [3], was deposited as 
an electrode on the same wafer after the aluminum electrodes were deposited. Both 
electrode patterns were formed using a metal mask for the reason given in section 
5.2.4. The switching parameters for both aluminum and gold electrodes are shown in 
table 5.5. The device with the gold electrode has a higher holding voltage compared 
to that. with the aluminum electrode and the switching current with the gold electrode 
was about double that with the aluminum electrode. As we can see, the increase of 
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holding voltage is very significant for the SRO type A which is less conductive. The 
switching voltage of the Au-MISS is a little lower than that of the AI-MISS. However, 
for the SRO type B, the switching voltage of the Au-MISS is higher than that of the 
AI-MISS. 
Table 5.5: Effect of work function difference 
(Average results for 4 devices non-isolated. Electrode area= 0.42mm2 ) 
SRO Type Electrode Vs(V) Vh(V) l 5 (mA) h(mA) 
A: n = 2.7 AI 11.5 2.5 0.08 0.7 
d = 40L4 Au 11.1 6.8 0.19 0.65 
B: n = 2.82 Al 7.3 3.1 0.15 0.49 
d = 285A Au 8.1 4.2 0.35 0.72 
.. 
Habib and Simmons [19] have shown that a higher metal work function retards 
the formation on an inversion layer so that the switching voltage and current are 
shifted to higher values. The higher value of the holding voltage for the gold electrode 
can be explained by considering the voltage distribution in the MISS structure which 
can be expressed as 
5.21 
where VsRo is the voltage drops across the SRO layer, VFB is the flat band voltage 
given by, 
5.22 
.The work function difference 4>11U can be expressed in terms of barrier heights as 
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shown in figure 2.1(a), 
5.23 
where <Pbn is the difference between metal Fermi level and the conduction band edge 
of the semi-insulator( SRO ), <Pso is 'the difference between the semiconductor and semi-
insulator conduction band edges and the others symbols have their usual meanings. 
For the purpose of comparison we take the values of work function difference in 
metal-oxide-semiconductor systems since not much information is available about the 
metal-SRO-semiconduct.or structure. For n-type silicon with an impurity concentra-
tion of 1015cm-3 , the work function differences for Al-Si02-n and Au-Si02-n are -0.3 
and 0.6 volts respectively [15]. Thus if the other voltage components in the MISS are 
constant, the holding voltage for the gold electrode should be 0.9 volt higher than for 
) 
-{ the aluminum electrode. As we can see from table .5.,, the increase of holding voltage 
of gold electrode MISS is considerably higher than this for the thicker SRO layer. 
For the tunnel oxide MISS, Fiore De Mattos and Sarrabayrouse [6] have shown 
that the sensitivity of t.he switching voltage to the work-function difference depends 
on the thickness of the tunnel-oxide. For a thinner oxide the sensitivity is very small, 
but. for the intermediate thickness (32A) the sensitivity is quite pronounced in the 
range of 15 to 20 V jeV. However no theoretical results have been published about 
the dependence of holding voltage on the work function difference. For the case of 
SRO-MISS devices, the sensitivity seems to be dependent on the type of SRO film as 
shown in table 5.4'. The reason for this is probably because in the Au-SRO-n structure 
the carriers which transport the current are mostly holes. For the less conductive film 
(SRO type A), the surface concentration of holes is greater than for type B because 
a smaller number of holes can pass through the film, and therefore the voltage drop 
across it is higher. 
The shift of Vh due to work function difference can be utilized to make a two 
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phase MISS shift register [20]. 
5.8 EFFECT OF ILLUMINATION ON THE MISS 
5.8.1 Theoretical Review 
We consider the case where the device is illuminated with light. The rate at 
which electron-hole pairs are produced by the absorption of light is given by equation 
5.1 in section 5.2.3. By assuming that all the light. is absorbed below the metal 
electrode the rate of electron-hole pair generation as function of distance from the 
electrode can be described as in figure 5.26 [24]. Generation currents are produced in 
four regions. namely the interfacial and junction depletion regions where the current 
flows by drift, and the neutral n-type and the p+ substrate where the current flows by 
diffusion. The electron-hole pairs generated in the interfacial depletion region will be 
immediately separated by the electric field in the depletion layer. The electrons are 
swept to the neutral region and they then diffuse towards the p+ -n junction where 
they recombine with the injected holes from the substrate. The holes are swept 
to the SRO-semiconductor interface and pass through the SRO to the metal. The 
photocurrent reaching the interface is given by [24], 
- fxd 
ldL = -qAL lo G( x )dx 5.24 
where AL is the illuminated area, Xd is the width of the interfacial depletion region 
and G( x) is the carrier generation rate given by equation 5.1. The photocurrents 
in the depletion region and the neutral region contribute to the off-current of the 
MISS and hence they reduce the switching voltage of the device. The switching 
process is basically identical to the normal electrical process, the only difference being 
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Figure 5.26 Rate of generation of hole-electron pairs in the MISS structure due 
to absorption of light (from ref. 24 ). 
the mechanism by which the holes are generated to form the inversion layer at the 
interface. The optical generation of holes and electrons in the junction depletion 
region is small, and they are swept to the p+ substrate and epitaxial layer respectively. 
Thus, they do not contribute significantly to the off-current. 
5.8.2 Results and Discussion 
The effect of light illumination on the switching behaviour was studied using a 
microscope lamp as has already been described in section 5.2.3 for the MIS exper-
iments. The wafer SR0157 with an electrode area of 0.59mm2 (see table 5.1) was 
used for this purpose. Since the Al electrode absorbed most of the incident light, the 
effects were probably due to the light passing through the SRO around the electrode. 
As we can see from figure 5.27, V5 decreases drastically at low intensities, up to 50 lux, 
and more gradually at higher intensities of light illumination. The switching current, 
off-current and the holding current all increase as light illumination is increased. As 
expected the increase of electron-hole generation rate by light causes the surface de-
pletion layer to reduce and hence the~ surface potential to fall. As a consequence, 
the switching voltage decreases as the light illumination (lux) increases. 
The sensitivity of the device to light was found to be dependent on the type of 
SRO as demonstrated in figure 5.28, where the ratio of V5 (light) to V5 (dark) is plotted 
against the deposition time. As it can be seen, the sensitivity seems to decrease with 
deposition time. This is probably bacause, as the deposition time increases, the SRO 
becomes thick and very silicon-rich. As a result, the film becomes less transparent 
or the reflectance increases 125] so that, the photon flux entering the semiconductor 
depletion region is less. 
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Figure 5.27 1-V characteristics of SRO-MISS with light illumination (sample 
SR0157, electrode area of 0.96mm2). 
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Figure 5.28 Sensitivity switching voltage with the light illumination of 50 lux 
of the non-isolated MISS versus SRO deposition time ( Ro = 0.2). 
5.9 DEGRADATION 
5.9.1 Effect of SRO Film Ageing before Metallisation 
In order to study the effects of film ageing on the switching perfomance of the 
MISS, the SRO was deposited on three slices of the same n-p+ wafer with the same 
CVD conditions (Ro = 0.21, 1 minute deposition, T= 650°C ). The electrode pattern 
was made immediately after deposition on one of the samples and the other two 
were left in clean room air for periods of 13 and 30 days before electrode deposition. 
Comparative plots of their I-V characteristics are shown in figure 5.29. The switching 
parameters seem to be decrease for the devices with the SRO surface exposed to the 
atmosphere. The ellipsometry reading of the film after deposition were n=2.6, d=383 
A, and 30 days later they were n=2.4, d=409A.. This indicated that an atmospheric 
oxide layer had grown on the top of the SRO. This oxide layer affects the average 
conduction of the SRO and it probably increases the average percentage of oxygen 
in the layer. As a result, it. becomes less conductive hence reducing the switching 
parameters. 
5.9.2 Device Degradation 
The device degradation under the worst operating conditions was studied by 
biasing the device into the low impedance state. The voltage across the device was 
measured every 10 minutes for a period of 1000 minutes using a data logger in the 
Keithley Type 617 voltmeter and the microcomputer. The data was stored automati-
cally in the HP mirocomputer floppy disk from which it could be plotted on the digital 
plotter. The plot of the voltage across the device against the elapsed time is shown 
in figure .5.30. After 1000 minutes of continuous operation the holding voltage has 
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increased to about 0.3 volts from the initial holding voltage. Figure 5.31 shows the 
1-V characteristics of the device before and after 1000 minutes of continuous opera-
tion. As we can see only the holding voltage has changed and the other parameters 
were " 
were not affected. The reasons for this _ not known but it was believed that a 
redistribution of an interface charge had taken place due to the high electric field 
when the device is biased in the low impedance state. 
5.10 DYNAMIC CHARACTERISTICS 
5.10.1 Introduction 
When a voltage pulse with a magnitude greater than the switching voltage is 
applied to the MISS another phenomenon can be observed. Buxo et. al [4] reported 
that there is a delay time before switching takes place. The delay time decreases 
as the applied pulse height increases. This dynamic response is nothing to do with 
the external circuit but it is controlled by the internal switching mechanism of the 
device. The switching voltage was also reported to be dependent on frequency and 
this phenomenon also has been attributed to a charge storage effects [5]. 
As the device is switched ON holes (minority carriers) are accumulated at the 
semiconductor-semi-insulator interface to form the inversion layer. The total storage 
charge in the ON state is also contributed by a diffusion charge in the epitaxial layer 
which is occupying most of the thickness of the epitaxial layer from the junction to 
the interface. When the injected current through the device is suddenly terminated 
the stored charge (holes) will not vanish immediately but it will decay with a certain 
relaxation time T before reaching equilibrium as determined by the bulk and surface 
recombination rates. Thus the switching voltage measured for a second pulse at any 
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time in the interval 0 < t < 3T has a value less than that measured at t = 0. By 
assuming that the excess minority carrier concentration decays exponentially with 
time according to an effective lifetime Tef f, the variation of V5 with time is given by 
[.5,7] 
5.25 
where Teff is determined by both bulk and surface recombination terms, B is a 
constant which depends on device parameters, and IinJ is the injected current in 
the ON state. This expression is valid with the assumption that the generation and 
diffusion effects in the depletion layer are neglected. 
5.10.2 Double Pulse Technique 
The technique used by Phan et al [7] was employed to investigate the dynamic 
characteristics of SRO-MISS devices using double pulses of variable duration. Figure 
5.32(a) shows a schematic diagram of the double pulse measurement technique. A 
pair of pulses was applied from a Philips Type PM5716 pulse generator, and the MISS 
device was connected in series with a 47511 resistor. The amplitude of the pulses has 
to be higher than the static switching voltage in order ~o avoid the switching-on 
delay [4,9]. The output voltage, corresponding to the voltage across the MISS, was 
sent directly to a high speed oscilloscope where the switching voltage and the pulse 
separation time were measured. 
Figure .5.32( b) shows a typical output on the oscilloscope displaying the switch-
ing voltage versus delay time. The switching voltage V52 measured by the second 
pulse was less than V51 measured by the first pulse. This is because after the end of 
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the first pulse the holes are present at the interface which decay with the relaxation 
time. If the second pulse arrives while some of the accumulated holes are still present 
a smaller voltage is required to turn the device ON. Figure 5.33 shows a plot of the 
switching voltage as a function of delay time td for an SRO-MISS device with an elec-
trode diameter of 1.06mm. The switching voltage V52 increases as the the separation 
between the two pulses is increased until Vs 2 = V51 • This result was as expected. 
5.10.3 Effect of Heat Treatment on Dynamic Characteristics 
the 
·t After,\measuremen~S had been done on the sample SR0123, giving the result 
shown at (a) in figure 5.34, it was annealed at 400°C for 5min in a nitrogen ambient. 
The measurement was repeated on the annealed sample and the result is at (b). On 
the annealed sample the switching voltage Vs 2 was found to be less than V51 for only a 
short period ( < l!Ls ), increasing very sharply and reaching a maximum value greater 
than V51 • It then decreases gradually until Ys2 = V51 • For comparison a similar 
measurement was done on a tunnel-oxide MISS and the same effect was also observed 
as shown in figure .5.35. A similar study made by Phan et. al [8,10] who accounted 
for the effect in t.erms of electron traps at the insulator-semiconductor interface. This 
suggests that heat treatment on the sample with aluminum electrode causes interface 
states or traps to be formed. 
The effect. of electron traps can be seen with the aid of the energy band diagram 
of the MISS as depicted in figure 5.36. At equilibrium, all the interface states below 
the Fermi level are filled with electrons. With the arrival of the first voltage pulse 
of amplitude higher than the dynamic switching voltage the switching action takes 
place from the high to the low impedance state and the interface state above the 
Fermi level is partly filled with electrons (figure 5.36(b) ). At the end of the first pulse 
the device is turned off but the hole concentration and the captured electrons do 
98 
v.2 
s 
-v~ 
1·1 
1·0 
0·9 
0·8 
0·7 I I 
I 
s.s 
v,.· ... s.o 
4.5 
N 4.0 
~ 5.5 
.... 5.0 i 2.5 
2.0 
1.5 
1.0 0.5 
b 
a 
,/~, .. 
,. 
/ / 
/ , 
. --·-·-····················--------. ............. .. 
---- .,.. >"t'p 
_.,. .... , 
0.0~-------------------------------
D 1 2 5 4 S 6 7 I P 10 
0·6+----___,...---.....----...,.---~------t 
0 2 4 
td (AJS) 6 8 
Figure 5.34 Comparison between double pulse results of the as-made (a) and 
annealed (b) MISS devices. The theoretical curve based on punch-
through model is shown in the small diagram. 
10 
1·3 
1·2 -
1-1 -
~ 1·0 -J2 ~ 
VSi 0·9 -
0·8 -
0·7 -
0·6 
0 
--- .._.._ 
--
• I ~ r 2 4 6 8 
td (.us) 
Figure 5.35 Double pulse result of the tunnel oxide MISS. 
---
• 
• 
10 12 
M SI n epilayer p+ 
------Ec 
- - - - - - - - - -- - - - - - - - - - - -- .E, 
v 
a) 
..,------Ec 
~ 
---- --,-- ---- -- -
'' qV; 
'------ - EF 
Ev 
-
• • 
b) 
-----Ec 
- - - - - - - - - - - E, 
.------Ev 
c) 
Figure 5.36 Energy band diagrams showing the effect of interface traps on dy-
namic switching voltage. 
a) Interface traps are in equilibrium (steady state). 
b) The MISS in On-state and traps are filJ.ed by electrons. 
c) After termination of electrical pulse, the traps are in non-equilibrium 
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not dissapear instantly, but they take a certain relaxation time to return the system 
to equilibrium (figure 5.36(c)). Holes stored and electrons trapped in then-region 
will cause the switching voltage as measured by the second pulse to be at first less 
and then higher than that measured by the first pulse. Based on the punch-through 
switching mechanism Phan et. al [6] have proposed an expression which shows the 
variation of V52 with td which can be written as, 
5.26 
where P~nJ(o) is the concentration of the holes injected during the on-state and e is 
the threshold field strength in the semi-insulating layer which is necessary to initiate 
the switching process [9], Tp is the hole lifetime, and Te the electron emission time 
from the interface traps. This expression can be simplified to, 
5.27 
For td ~ Tp, the hole storage effect is dominant so that V52 is less than V51 and 
it increases as td is increased. The maximum value of "Vs2 depends on the trap 
concentration and the electron emission time [8]. If the electron emission time is 
greater than the hole lifetime, the maximum value of l'52 will be greater than V51 . 
The number of electrons in the interface state gradually reduces by thermal detrapping 
and this will cause v.2 to decrease until v.2 = VS}. The theoretical curve plotted using 
equation 5.l7 based on the punch-through model with Te = 2.8J1S and Tp = 1.5ps is 
shown at the bottom right of the figure 5.34. This gives strong evidence for trap 
formation due to heat treatment. 
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5.10.4 Effect of Gold Doping on Dynamic Characteristics 
The effect of charge storage can be reduced by introducing a minority-carrier 
lifetime killer and this can be easily archieved by diffusing gold into the device. Using a 
double pulse technique the effect of gold recombination centres was investigated. The 
device with the electrode area of 2.73mm2 was chosen from the sample SR0187 with 
a 10 minute gold diffusion because it has low V5 needed to cope with the maximum 
pulse height of 20 volts from the pulse generator. For comparison, the measurement 
was also performed on the device which has the same type of SRO but without gold 
doping. As we can see in figure 5.37, V52 for the device without gold doping takes 
about 280f.LS to be equal to VS}' However, v~2 for the device with gold doping has a 
higher value than V51 at. least at short delay times although it becomes equal to v~ 1 
at 12ps. This shows that the diffusion treatment introduces interface traps and that. 
the bulk recombination is greatly increased probably because of the gold. Hence by 
introducing the gold impurity into the device, the switching off time can be greatly 
speeded up. 
5.10.5 Effect of Double Pulses with Negative to Positive Voltage Swing 
As has been demonstrated previously, if the MISS device contains traps the 
switching voltage measured by the seco"nd pulse is higher than that measured by the 
first pulse. However it has also been found for the first time that if the input pulse 
voltage swings from a negative to a positive level *, the switching voltage measured 
by the second pulse was at first less than, and then higher, than that measured by 
the first pul'se even if the device does not contain traps as shown in figure 5.38. In 
* These are the voltages applied to the substrate at the MISS device with the top electrode 
earthed 
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this experiment, sample SR0123 was used before heat. treatment. This phenomenon 
is described as follows. 
During the negative swing (positive potential on the electrode) the device is 
reverse biased and electrons are accumulated at the interface. When the pulse is pos-
. itive (negative potential on the metal) the device is turned ON and, the accumulated 
electrons at the interface take a certain relaxation time to disappear. As a result, 
a relatively higher voltage is needed to turn the device ON from the reverse biased 
condition. This effect is the opposite to the case of the hole storage effect, where 
V52 < l~ 1 . The increase of the switching voltage measured by the second pulse can 
be explained using the same argument as for the case of the electron trapping effect, 
i.e the electrons must be removed. In this case it is the accumulated electrons that 
contribute to the effect instead of the trapped electrons. 
5.11 SUMMARY 
In the first section of this chapter, the current-voltage relationship of the SRO-
MIS diode was studied. The forward biased current of the SRO-MIS is strongly 
dependent on the SRO type while in the reverse biased case, the voltage at which 
the reverse saturation current becomes appreciable is also dependent on the SRO 
type. The reverse saturation current of the MIS is sensitive to light illumination 
because of the photogeneration of electrons and holes in the surface depletion region. 
. . 
The sensitivity also seems to be dependent on the SRO type. The current-voltage 
characteristics are found to be influenced by the metal contact and a gold contact 
gave a lower current than an aluminum contact. 
In the second section, the switching behaviour of the MISS devices was studied 
as a function of the goemetrical shape. It was found that the MISS characteristics are 
very dependent on the area of the electrode as well as the area of the p-n junction. 
If the ratio of the electrode area to the p-n junction area is decreased the switching 
voltage increases. This is because a fraction of the current through the electrode flows 
laterally (current spreading), and increases the switching voltage of the device. The 
effect of current spreading in the device was shown more convincingly in further ex-
periments on isolation, the effect of a metal guard ring, and the effect of the electrode 
perimeter. The degree of the current spreading was found to be dependent on the 
conductivity of the SRO layer which alters the sensitivity of the switching parameters 
to the geometry. 
The dependence of the switching characteristics of the MISS on others param-
eters such as SRO deposition time, gold diffusion, and light illumination was also 
studied. It was found that the thickness and composition of the SRO films strongly 
influences the switching of the MISS. Increasing the deposition time will increase 
the switching and holding voltages. As expected, the gold diffusion will reduce the 
switching voltage but increase the holding voltage. 
Finally, the charge storage effect in SRO-MISS interfaces was studied by means 
of a double pulse technique. The experiments show that the effect of charge stored 
during the low impedance state delays the turn-off process. This effect can be reduced 
by gold doping which creates recombination centres in the epilayer region. 
From the experimental results in this chapter we can reach the general conclu-
siOn that the MISS structure is a very complex device. Its behaviour is critically 
dependent on various parameters. However all the results are consistent with the-
oretical explanations including current spreading, the effect of meta] work function 
and of interface states. 
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CHAPTER SIX 
ELECTRICAL CHARACTERISTICS 
OF THREE TERMINAL SRO-MISS DEVICES 
6.1 INTRODlJCTION 
Any two terminal device becomes more useful in c!rcuit applica:tions if the elec-
trical behaviour can be controlled by external electrical signals and the interaction 
with other devices can be made through a third terminal. The unijunction transistor 
(UJT) and SCR(thyristor) are examples of electronic switching devices in which the 
operation can be controlled from the third terminal. A certain amount of work has 
been done previously to study the switching behaviour including the switching speed 
of MISS devices with three terminals [1,2,5,6]. 
Through the third terminal the electrical characteristics of the MISS device in 
reverse and forward biased can be altered. When it is biased in the switching direction, 
it behaves like a thyristor where the switching action can be controlled by applying 
an external current or voltage pulse. This type of three terminal MISS device was 
named MIST for Metal-Insulator-Semiconductor Thyristor[6]. On the other hand, 
if reverse biased it has been shown that [1 ,2] that the device exhibits transistor-
like characteristics. In this chapter the electrical behaviour of all the three terminal 
MISS devices that have been reported using tunnel oxide films will be examined in 
a preliminary way for SRO-based structures. It will be found that both forward and 
reverse bias characteristics are very similar. Some results on the effect of device area 
are new. In addition a new characteristic of the three terminal MISS in the reverse 
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bias direction has been observed in the course of this work, where under certain 
circumstances the transistor characteristics contain an N-type negative resistance. 
6.2 THE MIS-THYRISTOR (MIST) 
6.2.1 Introduction 
The switching voltage of the MISS can be controlled by injecting extra minority 
or majority carriers into the depletion region. The former can be injected by means 
of a p+ diffused region (figure 6.1(a)) and the latter through an n+ diffused region 
(figure 6.1 (b)) or through the Schottky barrier diode which can be formed on the 
epitaxial layer (figure 6.l(c)). In the first structure the holes (minority carriers) 
are injected directly from the forward biased p+ diffused junction and they travel 
towards the semiconductor-insulator interface. In the second the hole injection from 
the substrate n~p+ junction is enhanced by increasing the forward bias applied to the 
n + diffused region forming the third electrode and this has been called a majority 
carrier injection type of MIST. For both types of MIST, the metal electrode on the 
semi-insulator is referred to as an emitter, the epitaxial layer with the p+ or n+ 
diffusion as a base, and p+ substrate as a collector. 
El-Badry [8] suggested another way of triggering the switching of a MISS device, 
where an MOS gate was formed adjacent to the emitter electrode and used to control 
the p+-n junction injection as shown in figure 6.l(d). Nassibian et al. [11,12] have 
shown that the switching voltage can also be controlled using an MOS gate in this way. 
This t.ype of device offers a high impedance gate since almost no current flows through 
is 
y. it and itJ...also a compact structure and provide a higher packing density if fabricated 
as an integrated circuit. However, the MIST of the majority carrier injection type has 
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been proved convincingly to be the most sensitive method of controlling the switching 
voltage [7]. 
6.2.2 Theory of Operation 
Figure 6.2 shows the energy band diagrams which describe the operation of the 
MIST device shown in figure 6.1 (b). The energy band diagram in the high impedance 
state with no base current flowing is shown in figure 6.2(a). When base current is 
introduced by applying a negative potential to the third terminal some of the electron 
current from the third terminal recombines with holes in the p+ -n (collector- base) 
junction and some of it diffuses through the junction towards the substrate, hence 
increasing the forward bias of the p+-n junction (figure 6.2(b)). As a consequence 
the hole injection current from the junction increases and some of it travels to the 
interface. The increase of hole concentration at the interface induces more electron 
current from the metal electrode to flow in through the semi-insulator and when 
the total gain of the internal system becomes unity the device begins to switch at 
a voltage lower than that without the base current as in the two terminal device. 
Increasing the base current causes a relatively large number of holes to be injected 
from the p+ -n junction into the n-epilayer and induces a lot more electron current 
from the emitter electrode. As a result, the device enters the low impedance state. 
Once the device has switched to this state, removal of the base current will have no 
effect on it since the electron current is sufficiently large to keep the p+ -n junction 
ON (figure 6.2(d)). 
The MIST device can be operated in two modes, a monostable mode if the third 
terminal is used only for turning the device 0 N, and a bistable mode if the device 
can be turned ON and OFF through the third terminal. Figure 6.3 shows the basic 
circuit arrangement and the bias point for both modes of operation. The switching 
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Figure 6.3 a) Monostable mode of operation, b) Bistable mode of operation. 
transients in MIST circuits in both monostable and bistable modes have been analysed 
by Nassibian [9,10], who showed that the turn-on and turn-off times are sensitive to 
the driving base current and bias point. It was also shown that the turn-on delay 
time can be reduced by reducing the base width (epi-layer thickness) [2,9]. Kroger 
and Wegener [5] reported a 10 ns turn-on time for an epilayer thickness of 2-3J.Lm. 
Simmons and Taylor concluded that the switching speed of the MIST device was too 
slow for memory applications [2]. However the control of the switching voltage is still 
important because the negative resistance and capacitance of the device are strongly 
dependent on the switching parameters (V5 , Vh, 15 , h). 
6.2.3 Effect of Base Current on Switching Characteristics 
Measurements were done on wafer no.1 of the Southampton process (see section 
5.3) using MIST devices with the typical cross-sectional view shown in figure 6.4. 
These devices have gate electrodes G1 and G2 connected to p+ and n+ diffusions 
respectively to enable both types of triggering control to be investigated. Most of the 
measurements used then+ gate, G2. The emitter areas were 20 x 20J.Lm, 40 x 40J.Lm, 
80 x 80p.m and 160 x 160p.m, and the devices were isolated by V-grooves with an area of 
240 x 240J.Lm. The separation between the MISS electrode and then+ diffused region 
was 10p.m. The device was characterised using a steady state technique with the 
Keithley Programmable Current Source 220 used to supply a constant base current. 
The mea~urement was performed in conjunction with the automated measurement 
system as described in Chapter 4 and the measurement. circuit is shown in figure 6.5. 
The switching characteristics of the device are shown in figure 6.6. The amount 
of a base current required to turn the device ON depends on the biasing voltage in the 
OFF state. The current triggering capability of the MIST can be interpreted by the 
term of control efficiency, which is defined as the incremental change in switching volt-
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age as a function of base current [6]. The relationship between the normalised switch-
ing voltage and the base current is plotted in figures 6.7-6.10 for devices with emitter 
areas of 20 x 20/lm, 40 x 40/lm, 80 x 8011m, and 160 x 160/lm respectively. The control 
efficiencies were compared at the point where the variation of the switching voltage 
with base current is almost linear. The control efficiency is 0.09V/ J.LA, 0.25Vj 11A, 
0.46VftLA and, 1.5VjpA for the four devices respectively. 
One of the devices with the emitter area of 160 x 160J.Lm had the n+ region of 
the base terminal almost surrounding the emitter electrode as shown in figure 6.10. 
With this modification the switching becomes more sensitive with the smaller base 
current compared with the normal base shape, although the control efficiency does 
not change very significantly. From these plots it is clear that the control efficiency of 
the MIST depends on the emitter area for a constant p+ -n junction area. The device 
becomes more sensitive to the base current if the emitter area is increased. 
A measurement was made of the control action using the p+ gate for comparison. 
In this case the base current was injected through the p+ terminal (injection of 
minority carriers) and the control efficiency was relatively small. For the same emitter 
area of 160 x 160J.Lm the control efficiency for minority carrier injection MIST is about 
0.14\-' j 11A (figure 6.11) compared to that of the majority carrier injection MIST of 
1.5V/J.LA. 
The increase of control efficiency for the larger emitter electrodes is presumably 
due to the two-dimensional effect as has been discussed in the preceeding chapter. 
The effect on the switching characteristic of the MIST could be described as follows. 
For the majority carrier injection MIST the injected electron current from the third 
terminal increases the forward bias of the collector-base (p+-n) junction which injects 
more hole current into the base(n) region. Some of the injected holes recombine with 
the injected electrons from the third terminal and some of them travel to the interface. 
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As has been discussed in Chapter 3 the presence of holes at the interface will induce an 
electron current from the emitter electrode, As the hole concentration at the interface 
is high enough to make the internal total gain become unity the switching process 
begins. If the emitter electrode is small the forward biased junction area is much 
larger than the emitter electrode area and therefore the amount of electron current 
flowing sideways from the emitter is larger. Therefore a higher electron current is 
needed to turn the junction fully on and this comes from the the third terminal. If 
the emitter electrode is surrounded by the n + region, the injection of electrons IS 
optimum and hence, the control efficiency is increased. 
For the case of the MIST with the p+ region as the third terminal (minority 
carrier injection), the injected holes only increase the concentration of holes at the 
interface but they do not increase the forward bias of the collector- base junction. In 
addition, since the distance between the p + region and the electrode ( 20 Jlm) is greater 
than the distance between the collector-base junction and the electrode (2.9.5J.tm), 
the injection of holes from the third terminal has less effect compared to that from 
the collector-base junction. Therefore the control efficiency of the minority carrier 
injection MIST is less than that of the majority carrier injection MIST. 
6.2.4 Effect of Shunt Resistance 
The I-V characteristics of the three terminal MIST change if a shunt resistance 
is placed between the base terminal and the p+ substrate as in figure 6.12. In this 
case there is no external voltage applied to the gate. In the present experiments 
the shunt resistance was increased from lkf! to IMS1 which caused all the switching 
parameters to decrease as shown in figure 6.13(a)-6.13(d). 
With a high value of Rsh. very little current will flow in the gate circuit and the 
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Figure 6.14 1-V characteristic of MIST with load line showing how the device 
is turned OFF by decreasing the shunt resistance (from ref. 5 ). 
switching parameters will be similar to those of a two terminal MISS. Reducing Rsh 
enables an increasing current to flow out of the gate. This current is carried by the 
injection of holes from the p+ substrate and the more current that flows the fewer 
holes will be available to form the inversion layer. Hence the switching voltage will be 
increased for low Rsh as found. Similar reasoning applies for the holding voltage. The 
effect of Rsh becomes important at a resistance of about 3kf2 which may correspond 
to a gate current of about 0.15mA at the switching point but in the absence of more 
detailed measurements this cannot be certain. 
A similar behaviour has also been observed by Kroger and Wegener [5] for 
device structures using tunnel oxide and different epilayer thickness, doping density 
and isolation. They found a similar fall of V 5 with Rsh but a very different sensitivity 
which is not surprising. Since the holding current increases if Rsh is reduced they 
suggested a practical application in which the device can be switched from the low to 
the high impedance state by changing Rsh only. The transition from the low to the 
high impedances state is described graphically in figure 6.14. The device is biased in 
the low impedance state with the operating point. A when Rsh is high. As the shunt 
resistance is decreased the effective holding current becomes greater than the biasing 
current and the device switches to the high impedance state, operating point B. This 
has been confirmed experimentally. 
6.3 MIS-EMITTER TRANSISTOR 
6.3.1 Introduction 
In Chapter 2 we have shown that the MIS tunnel diode will become electronically 
equivalent to a conventional p-n junction diode when a suitable semi-insulator film 
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is used. Therefore the M-1-n-p+ structure is equivalent to a p-n-p transistor and 
the M-1-p-n+ is equivalent to the n-p-n transistor where the MIS section acts as 
an emitter, the n(p)-region acts as a base, and the p+(n+) substrate as a collector 
for the two device types respectively. This type of transistor is also known as a 
TETRAN for Tunnel-Emitter Transistor [1], although researchers have called it an 
MIS Heterojunction Emitter Transistor[3,4]. 
Since all reported MIS-emitter transistors [1,3,4] have used tunnel oxide as the 
semi-insulator some preliminary experimental work was carried out to see the perfo-
mance of this type of transistor with SRO as a semi-insulating material. This also 
showed that, apart from switching and negative resistance characteristics, the MISS 
structure can also be used as a transistor if the device is carefully designed. All the 
measurements carried-out in the present work were based on devices in the wafer no. 
1 which was fabricated at Southampton University. 
6.3.2 Operation of 1\US-Emitt.er Transistor 
The structure of the MIS-emit.ter transistor is shown in figure 6.4 with the n+ 
region as the base terminal. The p+ gate G1 is not. used in this application. The 
biasing condition is similar to that of the bipolar transistor where the emitter-base 
junction is forward biased and the collector- base junction is reverse biased. These 
polarities are the opposite of those for the MIST. Figure 6.15 shows the energy band 
diagram of the MIS-emitter transistor under various biasing conditions. Since the MIS 
section is in forward bias, the electrons tend to accumulate at the semiconductor-semi-
insulator interface. On the other hand, the p-n junction is reverse biased. Therefore, 
at zero base current, the only collector current is the generation current in the base-
collector junction depletion region which is very small. As a consequence, most of the 
applied voltage drops across the p-n junction, and the voltage across the MIS section 
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is very small allowing only a very small current to flow through the semi-insulating 
layer. 
When the base current, I B, is applied, it will only flow to the emitter electrode 
through the forward biased MIS structure because the reverse biased base-collector 
junction prevents the base current flow to the collector and thus I B = ltn (figure 
6.15(c)). For a sufficiently large base current a large number of electrons will ac-
cumulate at the interface and the voltage drop in the MIS structure increases. As 
a result. the semiconductor valence band edge could be above the metal Fermi level 
( Ev(O) > EFm) and the hole tunnel current, ltp, from the metal to the semiconductor 
be\omes very high. This hole current diffuses to the edge of the p+ -n junction deple-
tion region and drifts to the collector through the depletion region so that Ic = ltp· 
Therefore, the d.c large signal gain of the MIS-emitter transistor, G = Ic/ lB, is 
the ratio of ltp to ltn, which has been shown to be very dependent on the electrical 
characteristics of the MIS [1 ,2]. 
6.3.3 Transistor Characteristics 
Figure 6.16 shows the characteristics of the transistor of different emitter area, 
as measured in the present work using a curve tracer. The devices used were isolated 
by V-grooves which also defines the p-n junction area for the present. device at 240 x 
240pm while the base width, equal to the epitaxial layer thickness, was 2.95p.m. 
Various emitter areas were used, 4 X 4J.Lm, 10 x 10J.Lm, 20 x 20pm, 40 x 40J.Lm, 60 x 60pm 
and 80 x 80p.m. 
As we can see, the average gain of the transistor was small and it seems to be 
dependent on the emitter area. The current. gain of the transistor with emitter areas 
of greater than 10 x lOpm was about 3, and less than unity for emitter areas of smaller 
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Figure 6.16 Characteristics of MIS-emitt.er transistor with a constant. p-n junc-
tion area of 240 x 240J.Lm and different emitter area of a) 80 x 80J1.m, 
b) 60 X 60J1m, C) 40 X 40J.i.ffi, d) 20 X 20pm, e) 10 X lOJ.im, f) 4 X 4jlm. 
(row six of figure 5.14) 
than 10 x 10p.m. In addition to that, the active region of the transistor started at a 
relatively higher voltage as the emitter area decreased. This behaviour is probably 
related to the two- dimensional effects which become dominant as the emitter area 
decreases to the order of the base thickness. A similar effect has also been found to 
occur theoretically in the one dimensional MIS structure for a higher current density 
[18,19]. 
The gain of these transistors was found to be high. However, we have to bear 
in mind that the present devices were not purposely designed to be transistors. The 
performance of a transistor can be improved by increasing the injection efficiency of 
the emitter which can be quantified using the emitter Gummel number, Ge [13]. * 
It has been reported that. a tunnel-oxide MIS-eniltter transistor can give a very high 
gain of between 10,000 and 30,000 with a breakdown voltage of 25V to 33V [3,4]. The 
emitter Gummel number of this transistor was 3 x 1014s.cm-4 which is greater than 
that of the conventional diffused transistor with Ge of below 5 x 1013s.cm-4 . One 
of the criteria used to improve the transistor gain is that the base region must have 
a very high resistivity ie. low doping concentration ( base Gummel number of the 
order of 1012 s.cm-4 ) [3]. However, the present device has a doping concentration of 
the order of 1015cm- 3 which is too high for a high gain MIS-emitter transistor. This 
is one of the reasons why the gain is so small. 
A new form of MIS-emitter transistor was proposed by Simmons and Taylor [1] 
m which the junction is self aligned to the tunnel emitter as shown in figure 6.17. 
This structure is very similar to the Bipolar Inversion-Channel Field- Effect Transistor 
(BICFET) [14- 16], the only difference being the thickness of the semi-insulator. The 
* The Gummel number is a parameter related to the number of impurities per unit. area of the 
emitter junction. It. is normally defined either by qDJnn 2 in cm- 2 or by ~ in s.cm- 4 where q is the 
electronic charge, Dn is the diffusion constant. of an' electron, ni is the i~trinsic concentration and 
1, is the saturation density. A higher impurity concentration gives a higher current gain. However 
for the bipolar transistor if the doping of the emitter is beyond 1019 - l0 20cm- 3 the effect of band 
gap narrowing reduces the gain. 
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Figure 6.17 Schematic diagram of a) Tunnel Emitter Transistor (TETRAN) 
and b) Bipolar Inversion-Channel Field-Effect Transistor (BICFET) 
(from ref. 17 ). 
BICFET has a thicker insulator layer (:::::: 300A for oxide) compared to the MIS-emitter 
transistor. The frequency performance of these transistor is governed by the input 
capacitance which is also determined by the thickness of the insulator. A thicker 
insulator (for the case of BICFET) has a smaller capacitance and therefore a higher 
operating frequency. The MIS-emitter transistor has been shown to be inferior to the 
BICFET. A small-signal analysis done by Chu and Pulfrey [1 7] has shown that the 
maximum operating frequency for the MIS-emitter transistor is about 1GHz while 
the BICFET has a maximum frequency of 10,000 GHz [1.5,16]. 
This brief study has demonstrated that SRO can be used as an alternative 
material for the MIS-tunnel emitter transistor. However, due to a very limited range 
of samples, it is difficult to say whether the use of SRO can improve the transistor 
performance. 
6.4 N-TYPE NEGATIVE RESISTANCE TRANSISTOR 
6.4.1 Observation 
An interesting phenomenon has been observed for the first time during the 
"~ characterisation of the MIS-emitter transistor. The current-voltage measurements' 
were performed on a device from wafer no.8 which was intended to have an epitaxial 
layer thickness of 3}){lm, but due to the high temperature processing the neutral 
thickness shrank to 0.17J1m as measured on the final wafer using a grooving and 
staining technique at Durham. The thickness and refractive index of the SRO layer 
were estimated by means of the ellipsometer before met.allisation to be about 179A 
and 1.9 respectively. Figure 6.18 shows a schematic diagram of the measurement 
circuit. The base current was stepped from zero to 25{lA in increments of 5~-tA using 
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resistance. (Emitter area.=lOOx lOO,um). 
a voltage supply and variable resistance Rs as shown or a Keithley Programmable 
Current Source 220. The polarities applied in this circuit are the same as userl for 
the investigation of other MIS transistors as described in the previous section. 
This particular MIS-emitter transistor was found to exhibit an N-type negative 
resistance in its Ie - VeE characteristic for base currents greater than 5J.LA and at 
the higher values of VeE as shown in figure 6.19. The appearance of the negative 
resistance was confirmed by repeating the measurement several times and on different 
chips of the same wafer. An a.c. measurement was performed using a curve tracer 
where similar characteristics were also observed. The negative resistance region was 
perfectly stable in this measurement circuit. An oscilloscope showed no trace of circuit 
oscillation in the negative resistance region. These facts prove convincingly that the 
N-type negative resistance behaviour was related t.o the device structure and that it 
is not due to measurement errors. 
6.4.2 Discussion 
At zero base current, lB = 0, increasing the applied voltage voltage across the 
device, \'cE, causes the p-r-n junction depletion layer width to increase. The current 
through the device, which is also called a collector current, lc, is dominated by the 
generation current from the reverse biased base-collector junction. An increase in 
Vc E above a certain value will cause the depletion layer to extend to the interface 
and a punch-through mechanism occurs. Since the n-epitaxial layer thickness is very 
small this will happen at a relatively low voltage. As a result, the emitter current can 
flow directly to the collector and Ic ;::::; IE, so that the current increases very rapidly 
as the applied voltage is increased further. This is clearly shown in figure 6.19 for 
lB = 0. 
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Now let us consider the case when IB > 0 with the base biased at a negative 
potential. Since the applied voltage V5 is increased positively with respect to the 
collector, as VeE increases from zero the potential at the collector, Vc, is initially less 
negative than the potential at the base, V E B. Therefore the collector-base junction is 
in forward bias so that the majority of the current flow through the device is from the 
collector to the base (/c ~ IB ). Since the base current flows in the opposite direction 
from the collector current this gives rise to a negative value in the measured collector 
current. 
When Vc > VB, the base-collector junction is reverse biased and therefore the 
majority of the current flow to the collector terminal is the reverse saturation current 
of the p-n junction. Most of the emitter current flows to the base terminal since 
the MIS section is in forward bias. As the voltage between the collector and the 
emitter, VeE, is increased further the channel width (the neutral region underneath 
the emitter electrode) decreases. This reduces the conductance between the base and 
the emitter so that the current flow from the emitter to the base Ueb) is reduced as 
found experimentally, figure 6.19. 
The terminal current equation can be written as, 
6.1 
where 
IE= fee+ feb 6.2 
and 
6.3 
I ec and feb are the fractions of the emitter current that flow to the collector and the 
base respectively and feb is the fraction of the p-n junction current that flows to the 
base terminal as shown in figure 6.18. 
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The negative resistance device characteri&,tics interact with the circuit if the 
voltage limit of the base current source ·i.s changed and this gives even more unusual 
characteristics. Figures 6.20( a) - 6.20( c) show the I-V characteristics of the same 
type of device with the voltage limit of the current source fixed at 5.0V, 6.0V, and 
7.0V respectively. These characteristics demonstrate that there are now two N-type 
negative resistances present. The first, lower voltage, negative resistance is the same 
for all values of the voltage limit but the second one seems to be dependent on the 
voltage limit of the constant current source. This behaviour can be explained as 
follows. 
As Vc E increases the depletion layer in then-region extends toward the surface 
and reduces the channel conductance between the emitter and the base. This phe-
nomenon is analogous to the channel shortening effect in a JFET. Hence the current 
flow between the emitter and the base, feb, decreases but, in order to keep I B con-
stant (supplied from a constant current source). the forward bias current. l,b, of the 
p-n junction increases. Thus the collector current which is given by, Ic = lt-c - feb, 
decreases as l~c E increases, and this gives rise to a negative resistance characteristics 
in the Ic -VeE plots. Since the current through the p-n junction is strongly depen-
dent on the applied voltage Vn is then forced to increase so that feb increases. As 
a consequence, the MIS becomes more forward biased and this increases the emitter 
current, and hence lee because feb has been reduced due to the increasing channel 
resistance. When the increase of lee is greater than the increase of feb the collector 
current, lc, will increase as shown in figure 6.20. Since IE and hence lee is dependent 
upon the MIS bias the increase of lc occurs at the same applied voltage Vc.E. If- 6 
volts, for this device in all cases. 
However, when the collector voltage exceeds the base voltage ( at the voltage 
limit. of the current source) the current source is unable to maintain the constant 
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current through the base. The collector-base junction is then reverse biased and Icb is 
limited by a generation current. As a result the base current drops to zero drastically 
as shown in figure 6.21. Now the whole system is in reverse bias so that the total 
current through the device, ie. the collector current, decreases to the value of the 
generation current. 
6.5 CONCLUSION 
The work reported in this chapter was on some of the characteristics of three 
terminal MISS devices which were fabricated at Southampton University. When a 
device is biased in the switching direction the three terminal MISS behaves like a 
thyristor. The MIST device is more sensitive to the injection of a majority carrier 
current from the third terminal rather than the injection of minority carriers. The 
control efficiency is also governed by a two- dimensional effect and a large emitter 
area gives a more sensitive control. An external shunt resistance across the p+ -n 
junction altered the switching characteristics and the switching parameters increase 
as the shunt resistance decreases. This behaviour may be used to turn the device 
OFF without lowering the biasing current.. 
MIS-emitter transistors using the present structure but reverse bias polarities 
have shown a small current gain and therefore they are not suitable for practical 
applications since conventional transistors can offer much better gain. If the base 
width is very thin and the doping concentration in the base region is relatively high, an 
N -type negative resistance appears in the 1- V characteristics for base currents greater 
than zero. This is considered to be a new phenomenon since no similar behaviour 
has been reported before. With the exception of this the MIST and MIS-emitter 
transistors have shown generally the same type of characteristics when fabricated 
with SRO as previously reported for tunnel oxide structures. 
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CHAPTER SEVEN 
NEGATIVE RESISTANCE AND CAPACITANCE 
OF THE SRO-MISS DEVICE 
7.1 INTRODUCTION 
Negative resistance elements can be classified into two types corresponding to 
their appearance in the current-voltage characteristics. The negative resistance where 
the current decreases with increasing voltage is referred to as an N-type negative 
resistance or voltage-controlled negative resistance. In this case, for the load line 
AB (figure 7.l(a)) three values of voltage are possible. This device is said to be d.c. 
voltage stable, if a single operating point is determined by a stiff constant voltage 
source, as shown by load line CD. Another type of negative resistance is known as an 
S- type negative resistance where the current increases with decreasing voltage (figure 
7.1(b)). Within the negative-resistance range for a load line such as AB, three values 
of current are possible. With a load line CD however, only one value of voltage is 
possible. Therefore this type of negative resistance device is said to be current stable 
or to have current controlled negative resistance ( CCNR); i.e. its stable operating 
point is determined by an ~lmost constant-current source. 
This chapter is concerned with the S-type negative resistance of the MISS device. 
In earlier work in the department the negative resistance was found to be stable when 
an operating point in the negative resistance region is defined without any oscillation. 
This stability was not understood, since in all the literature in the field the S-type 
negative resistance had been described as anunstable process [1]. However, during 
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the course of this work, a. rea.sona.ble explanation about the negative resistance wa.s 
found. In this chapter we commence with the brief review of other mechanisms of the 
S-t.ype negative resistance, followed by the stability analysis of the negative resistance 
circuit. and its consequences ie. negative capacitance. 
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Figure 7.1 a) N -type negative resistance, b) S-type negative resistance. AB source charac-
teristic with multi-valued operating point, CD source characteristic with single value 
operating point 
7.2 ELECTRONIC MECHANISMS GIVING S-TYPE NEGATIVE RE-
SISTANCE 
Although this thesis is concerned with the stable S-type negative resistance 
of the MISS device, it is important to understand the mechanism for the unstable 
negative resistance of other devices so tha.t a. comparison ca.n be made. The unstable 
S-t.ype negative resistance which occurs in some devices ca.n be explained by any 
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of three mechanisms:- double injection, conductivity modulation, or the negative 
resistance mechanism in a disorder material. 
The negative resistance in the p-i-n diode is one/, example of the double in-
jection mechanism. The important · requirement for the mechanism to take place is 
the existence of a large density of trapping centres in the middle region of the band 
gap. The electrons and holes are injected from the cathode and anode respectively. 
At low voltage, the electrons can travel from cathode to anode since their lifetime is 
infinite. On the other hand, the lifetime of holes injected from the the anode is short, 
so that they are unable to traverse the bar. However at some critical voltage, the field 
across the bar is high enough to allow the holes to transit to the cathode, resulting 
in the filling of some of the hole traps. The hole lifetime begins to rise permitting 
more holes to transit the bar at a lower voltage. As a result the negative resistance 
is established [1]. 
An example of the conductivity modulation mechanism which results in a neg-
ative resistance is that of a unijunction transistor(UJT) (figure 7.2). The injected 
holes from the emitter into the n-type base region will increase the conductivity in 
the region between the emitter and the base terminal 1. As the conductivity in-
creases, the effective resistance will decrease, and more current will flow in. Thus, the 
voltage dropped between the emitter and the base 1 decreases as the emitter current 
increases, and this will result an incremental negative resistance region in the 1-V 
characteristics. The negative resistance region is a result of the variation of conduc-
tivity in the region between emitter and the base 1 due to high injection effects. The 
negative resistance will exist only if the injected minority carriers were sufficient to 
change the conductivity of the region. 
The S-type negative resistance can also occur in a disordered material. The neg-
ative resistance phenomena in chalcogenide glass alloys was first observed by Ovshin-
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Figure 7.3 Filamentary current in bulk material. 
sky [3]. At low applied voltage the conduction is ohmic with a resistance of the order 
of 105!1. When the electric field exceeds a critical value of 105 V j em a rapid transi-
tion from the highly resistive to the conductive state occurs. The switching process is 
believed to be closely tied to the structure of the disordered and amorphous material 
[4]. 
Ridley [2] seems to suggest that, all the mechanisms for the current controlled 
negative resistance ( CCNR) in the I-V characteristics will lead to current flow by 
means of filamentary conduction between the anode and cathode (figure 7.3). This 
is a general property of all bulk CCNR devices and does not depend on the specific 
way in which the characteristic arises. Most of the current flows through a small 
cross section a, whose resistivity is lower than that of the surroundings, because it 
has a higher current density. Such filaments in the p-i-n structure are flooded with 
holes and electrons in almost equal number over approximately 1-lO}Jm in diameter 
[5]. Ridley also showed that the interaction between the filamentary device and an 
external circuit leads to instability [2]. These conclusions are not necessarily true of 
complex device structure such as the MISS which has a negative resistance due to 
the change of the voltage distribution. 
In the following section we will diseuse the stability of the negative resistance 
in a simple circuit. 
7.3 STABILITY OF A NEGATIVE RESISTANCE CIRCUIT 
The stability of the negative resistance can be realized by analysing the circuit 
using a Laplace transformation as proposed by Morant [6]. A physical system is said 
to be stable if any small perturbation in the operating condition produces a decreasing 
response of the system. An equivalent statement to this is that a system is stable if 
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every bounded input results in a bounded output, BIBO. Based on this definition the 
condition for BTRO stability is that all the poles of the system function must lie in 
of the complex impedance. 
the left halRPlane (l.h.p.); otherwise a step function (a bounded input} would initiate 
an unbounded response [7]. 
7 .3.1 Stability Analysis 
Let us consider the case of a negative resistance device in a measurement cir-
cuit with a series load resistance. The small signal a.c. equivalent circuit can be 
represented as shown in figure 7.4(a) where Rr and L are the load resistance and 
inductance of the external circuitry respectively, Rd is the negative slope resistance 
of the device and C'd is the total parallel capacitance of the device and the external 
circuit. 
Figure 7.4(b) shows the I-V characteristics with load line bias in the negative 
resistance region. As we can see a small change· in supply voltage of b\'5 wm give 
rise to a change 8Vd in the device voltage. In other words a change in the input 
voltage results in a change in the output voltage. Therefore, the transfer function of 
the circuit can be expressed in the form of a Laplace transformation as in equation 
7.1 (details of the analysis is given in appendix F), 
[
6\la( t) l 
H(s)=L 8F
5
(t) 7.1 
As shown in appendix F, this transfer function can be simplified to, 
1 1 H( s) = - ----:;--------::---
LCa (s +X+ !VY)(s +X- ~VY) 
2 2 
7.2 
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Figure 7.4 a) Small signal equivalent circuit of a negative resistance device. 
b) Negative resistance and load line. 
where, 
X= L + RaRLCa 
2LCaRa 
and 
The inverse Laplace transform of equation 7.2 is given by, 
7.3 
7.4 
For Y positive, if (X+ !vY) and (X- !vY) are positive all poles of equation 7.2 
lie in the left hand plane or from equation 7.4 the response is a decaying function 
(figure 7 . .5). This shows that the system is stable. On the other hand if both or either 
(X + ~ JY) or (X - ~ JY) is negative, the poles will lie in the right hand plane, and 
the response will be a voltage growing exponentialy. 
For Y negative, equation 7.4 can be written as, 
and can be represented as, 
8Va(t) j 2 -Xt . /Yt 
--- e sm(--) 8\~~( t) - uLC'avY 2 7.6 
As we can see, if X is positive the response will be a decaying oscillation and if X 
is negative the response is a growing oscillation. If X = 0 for Y both positive and 
negative the response is a constant oscillation. 
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7 .3.2 Circuit Stability with Negative Resistance 
Evaluating the above equations gives us the a.c. stability condition which cor-
responds to the value of load resistance as demonstrated in figure 7.6. Hines [8] 
produced a stability condition for a similar negative resistance circuit. as shown in 
figure 7. 7 which gives the same condition as in our analysis. These analyses show 
that the circuit will be unstable if the ratio of RL t.o IRdl is either too small or too 
large. The value of load resistance for the stable state as shown in figure 7.6 is, 
7.7 
Figure 7. 7 also shows that the circuit stability depends on the ratio of capacitance to 
inductance. If the ratio is too large or too smalll the circuit will be unstable. This is 
the case if Ca has a normal positive value. 
For an S-type negative resistance device there is no d.c. stability condition 
for RL < IRd I because there is no unique operating point in the negative resistance 
region. Raising the voltage from zero will cause the operating point to stay in the low 
current region until the maximum voltage is reached after which the operating point 
will jump to the high current region. On the other hand reducing the voltage will 
cause the operating point to proceed along the high current part until the minimum 
volt.age is reached, and the operating point. then jumps t.o the low current region. 
7.3.3 Circuit Stability with MISS Device 
With MISS devices it was found experimentally that the circuit with a high value 
of RL(> IRdl) gave a stable operating point. The d.c. stability is expected because the 
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Figure 7. 7 Stability condition of a negative resistance circuit produced by 
Hines [from ref. 8] 
source and device characteristics only intersect at one point in the negative resistance 
region. However the analysis above shows that the circuit should be a.c. unstable 
with normal circuit components. The only explanation for the stability of the circuit 
is that the MISS device capacitance Cd must also be negative. Further justification 
for this conclusion will be given in section 7.4.1. 
By substituting a negative value of Cd in the previous equation (see appendix 
F), the circuit is stable if the load resistance, RL, is greater than the magnitude 
of the negative resistance, [Ra[, and there are no oscillation condition as long as 
the total capacitance is negative. The total capacitance is the sum of the negative 
device capacitance and the positive parallel stray capacitance of the circuit. If RL < 
[Rd[ hysteresis occurs in the d.c. I-V characteristics, similar to the case of negative 
resistance with a positive capacitance, and the circuit is a.c. unstable only with a 
negative capacitance. From the definition, a negative capacitance means that the total 
charge decreases with increasing voltage and this phenomenon has been confirmed 
theoretically in MISS devices by parallel work in Durham [ 18]. 
7.3.4 Conclusion. 
The stability of the negative resistance is determined by whether or not the 
device has an internal oscillation and also in its interaction with the external circuit. 
For the device with no internal oscillation, the only cause of unstability is due to the 
interaction with the circuit. A filamentary conduction mechanism as proposed by 
Ridley [2] does not necessarily apply for a device structure which exhibits the S-type 
negative resistance. 
The interaction with an external circuit can be smrunarised as follows. 
a) An S-type negative resistance with a positive capacitance cannot be obtained 
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both d.c. and a.c. stable in practice. 
b) An S-type negative resistance can also be stable (and can be plotted) only if the 
device has a negative capacitance. 
c) The series resistance of the measurement circuit must be greater than the mag-
nitude of the negative resistance for (b) to hold. 
d) For stability in (b) the circuit capacitance must be smaller than the magnitude 
of the negative capacitance of the device, so that the total capacitance of the 
circuit. is negative. 
7.4 1\iEASURE:MENTS OF SMALL-SIGNAL NEGATIVE RESISTANCE 
OF THE SRO-MISS 
7 .4. 1 Oscillation State 
By graphical analysis it is clear that the negative resistance of the MISS can be 
traced if a sufficiently high value of load resistance 
7.8 
is used. Several researchers in the field have reported that some MISS devices exhibit. 
an intermediate state which they considered as the third stable state in the negative 
resistance region [9,10,12]. The origin of that state was not dearly understood, but 
based on the regenerative positive feedback model, Habib and Simmons [11] appear 
to suggest that the so-called intermediate state is possible if the substrate doping is 
comparable to the epitaxial doping although this was not the case for all the devices 
reported to have an intermediate state. 
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Now we have proved that the negative resistance of the MISS can be stable, 
with no oscillation observed, and we account for this by the effect of the negative 
capacitance of the device. If the stray capacitance of the circuit is greater than 
-ICa I, the total capacitance becomes positive and the circuit oscillates strongly. The 
effect of oscillation on the measured d.c. characteristic produces severe distortion in 
the measured d.c. negative resistance region. The so-called intermediate state which 
can be demonstrated in some device- circuit combinations is in fact due to the circuit 
oscillation. This oscillation is caused by the positive total effective capacitance of the 
circuit which determines its the frequency. Figure 7.8 shows a MISS characteristic 
which demonstrates the effect of external positive capacitance. The stable negabve 
resistance measurement can be disturbed by putting an external capacitance across 
the device causing the so-called intermediate state to appear with an oscillation that 
can be observed with an oscilloscope. If the external capacitor is disconnected the 
oscillation ceases and the stable steady state negative resistance can again be plotted. 
The slope of the oscillation state depends on the magnitude of the external capacitance 
as shown in figure 7 .9. As the capacitance is increased the slope of the apparent 
characteristic becomes more steep. This is because of the change in the frequency 
and waveform of the oscillation as the capacitance is changed. As can be seen, the 
existence of the oscillation state may give an apparent, but false, holding point in the 
measurement which seems to depend on the value of the external capacitance *. 
This experiment has shown that the oscillation in the negative resistance circuit 
is due to the capacitance of the external circuitry. The so-called intermediate state 
is an unstable condition which results from the circuit oscillation. To obtain the true 
device characteristic it is important to ensure that the circuit is stable. 
* This is the reason why a good measurement. circuit is necessary in order to get the accurate 
value of holding current 
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7.4.2 A.C. Negative Resistance Measurement 
The measurement circuit as described in Chapter 4 was used to obtain reliable 
stable characteristics for the MISS device. The negative differential resistance of the 
MISS can be calculated by measuring the tangent at every point along the negative 
resistance region. Figure 7.10 shows a plots of the a.c. negative resistance as a 
function of voltage of the MISS from the sample SR017( A=0.89mm2, d=245A, 
n=3.0 ). The a.c. negative resistance increases as the voltage decreases from the 
switching point, it reaches a maximum value almost at the middle of the negative 
resistance region, and decreases again as the voltage approaches the holding point. 
At the switching and holding voltages the device a. c. resistance, !Rd i, is zero and 
beyond these points the resistance is positive. Therefore, we can define the switching 
and holding parameters from the points at which the differential resistance is zero. 
Figure 7.11 shows comparative plots of I Rd I against voltage for different size 
devices. As we can see the position of IRdlmax in the negative resistance region shifts 
closer to the switching voltage as the device size decreases. The variation of IRalmax 
with device electrode area seems to show a linearly decrease as shown in figure 7.12. 
area 
This is a direct consequence of the changes in \ 15 , 15 , Vh and h with electrode~as 
described in Chapter 5. 
7.5 MEASUREI\fENTS OF THE NEGATIVE CAPACITANCE OF THE 
SRO-MISS 
7.5.1 Introduction 
Basically, the total small-signal capacitance of the MISS device can be written 
as, 
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where GJ, C5 and C1 are the capacitances of the semi- insulator, depletion reg1on 
and n-p+ junction respectively, and both C1 and Cs are voltage dependent. In the 
reverse biased MISS, the p-n junction is reverse- biased and the MIS is in the state 
of accumulation i.e. forward biased. Since most of the applied voltage drops across 
the reverse- biased p-n junction, C1 dominates the total capacitance which therefore 
decreases as the voltage increases. In the off-state of the forward biased MISS. C5 
decreases as the ·• voltage is increased because the MIS junction goes into the de-
pletion regime and dominates the total capacitance. These capacitances are positive, 
and can easily be measured using a standard C-V technique. 
In the negative resistance region of the forward biased MISS a special technique 
is required to measure the device capacitance which has been shown in the previous 
section to have a negative value. This capacitance is different from that reported 
by Millan et al [13] where a negative value was reported in the off state. Recently, 
Bhosale et al [14] have reported that a thin film AI- V 20s-Al switching device also 
exhibited negative capacitance in the off- state. 
i.5.2 Measurement Technique of the Negative Capacitance 
The negative capacitance of the device cannot be measured using a standard 
capacitance-voltage measurement technique due to circuit instability in the negative 
resistance region, as was described previously. The negative resistance circuit has 
to be stable in practice if we want to measure the capacitance of the device in this 
region. Based on the circuit analysis Morant [6] has suggested the basic idea of how 
the negative capacitance could be estimated. The technique presented here has never 
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been carried out before, and to the best of our knowledge no previous work has been 
published on this technique. 
It has been shown that a stable negative resistance can only be realized if the 
total capacitance across the device in the measurement circuit is negative. The only 
capacitance which can possibly be negative is that of the device. It was also shown 
that if the capacitance is positive and the load resistance is greater than the mag-
nitude of the negative resistance, the circuit will oscillate. Therefore by putting an 
external variable capacitor in parallel with the device, the circuit can be made to 
oscillate by adjusting the value of the external capacitor until the total capacitance 
become positive, when the oscillation can be observed on the oscilloscope. This was 
first reported experimentally by Clifton [19]. In this measurement, two disc type 
tuning capacitors with ranges of 50pF to 2500pF and lOpF to 150pF were used. The 
schematic diagram of the measurement technique is shown in figure 7.13. The value 
of the external capacitor when the circuit. begins to oscillate is very slightly greater 
than the magnitude of the negative capacitance of the device. Therefore by measuring 
the capacitance of the external capacitor removed from the circuit without. changing 
the setting we can get. the value of the negative capacitance. This measurement was 
made using a Boonton 72B capacitance meter which operates at 1 MHz. Using this 
technique, the negative capacitance of the MISS device was measured at every point 
along the negative resistance region. This technique is difficult to perform if the de-
vice capacitance is less than lOpF, and in general the smaller devices were far more 
difficult to measure. 
7.5.3 Variation of Negative Capacitance with Voltage 
Figure 7.14 shows a plot of the negative capacitance as a function of device 
voltage for the MISS device from the sample SR017 ( A=0.89mm2, d=245A,n=3.0). 
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The readings were taken by biasing the device in the negative resistance region and the 
external capacitor was adjusted until the oscillation appeared on the oscilloscope. The 
external capacitance then was reduced until the oscillation ceased. It was found that 
the capacitance required to stop the oscillation was slightly lower than the capacitance 
required to start it. 
The circuit will oscillate when the total capacitance across the device becomes 
positive. When the capacitance Cexti is just positive, the oscillation will start and 
grow rapidly until its amplitude reaches a maximum value with the device in the 
oscillation state as described in section 7.4.1. The total average voltage, Vdt, across 
the device is now changed by 6 ~d, due to the oscillation, 
7.10 
where Vd is the d.c. voltage across the device. From figure 7.9 in section 7 .4.1, it 
was shown that \'dt jumped to a lower value when the oscillation started. Since the 
magnitude of the negative capacitance will first decrease as the voltage decreases, the 
new biasing point reduces the magnitude of the negative capacitance. As a result, the 
external capacitance, C'e:z:t2, which was required to make the total capacitance negative 
and hence stop the oscillation is lower than that required to make the total capacitance 
positive, Ce:z:tl· As it can be seen in figure 7.14, the difference between these two 
capacitances, 6C = C'e:z:tl - Ce:z:t2, decreases as the biasing point shifts towards the 
holding point. After the negative capacitance reaches its minimum value the shift 
of the biasing point is in the opposite direction, i.e. towards the switching voltage 
(figure 7.9) and 6C decreases again. The true value of the negative capacitance is 
therefore seen· to be the value of the capacitance at which the oscillation begins, that 
is to say ICdl ~ Cextl· 
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The capacitance in the negative resistance region can be defined as the ratio 
of the differential charge to the differential voltage. Therefore, the negative a.c. 
capacitance is the differential of a d.c. capacitance, Q /V, in which the charge increases 
while the voltage decreases. The current through the MISS in the negative resistance 
region is controlled by the distribution of the charge in the device. Therefore the 
negative capacitance is a function of di/dV or 1/IRdl, and it is governed by the 
device parameters such as the conductivity of the SRO, device geometry (electrode 
and junction areas) and the doping concentration in the same way as Rd. 
7.5.4 Effect of Electrode Area on Negative Capacitance 
As been shown in Chapter .5 the switching parameters, V5 , Vh, 15 , and hare very 
dependent on the electrode areas. Since the magnitude of the negative capacitance is 
a function of these ~arameters the electrode area also has a very significant effect on 
the negative capacitance value. In this section the area dependence of the negative 
capacitance will be discussed. 
Figure 7.15 shows comparative plots of the negative capacitance with 'different 
electrode areas. Since the negative capacitance is voltage dependent, and the range 
between the switching and the holding voltages varies for the different size devices, it is 
difficult to choose a reference voltage in which the value of the negative capacitance 
with different electrode areas can be taken. In the present case, the values of the 
negative capacitance near the holding voltage (about 10% from t.heholding voltage), 
and the minimum value were choosen as points for comparison.Figure 7.16 and 7.17 
show the variations of the negative capacitance near the holding voltage and of the 
minimum values with electrode area. As we can see the negative capacitance decreases 
as the electrode area decreases, although the variation with area is not linear as it 
might have been expected. This phenomenon may be related to the two dimensional 
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effect and could be explained as follows. 
The effective negative capacitance of the MISS is the total of the series capaci-
tances of the semi-insulator, C1, the depletion region, C 5 , and the p-n junction, Cj, 
(equation 7.9 ). As C1 is very large it can be neglected. C5 is responsible for the 
negative value of the total capacitance, cd, given by 
7.11 
In an ideal case C1 is linearly dependent on the electrode areas. However since 
all devices are nonisolated the variation of C1 is not linear with the area as shown 
by the measurements of a typical SRO layer capacitance for an MIS structure in 
accumulation as shown in figure 7.18, and this is due to the field spreading effect. 
By assuming that ICs I increases linearly with area, the total capacitance, Cd, can be 
calculated using the values of C1 from figure 7.18. A plot of the effective capacitance 
against. area based on this calculation is shown in figure 7.19. As can be seen, the 
trend is similar to the experimental values as in figure 7.16 and 7.17. Therefore, it is 
strongly believed that., in ideal case where there is no spreading effect, the variation 
of the negative capacitance would be propotional to the electrode area. 
As already shown, the magnitudes of both the negative capacitance and the 
negative resistance vary with voltage and they have a minimum and a maximum 
respectively in between the switching and holding voltages. The product of these 
values, CdRd, or the time constant therefore varies with voltage as shown in figure 
7.20 for different electrode areas. As we can see, at a constant voltage the time 
constant increases with electrode area. The increase is not linear probably for the 
same reason as for the dependence of negative capacitance on area. 
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7.5.5 Effect of SRO Type on Negative Capacitance 
The dependence of the minimum value of the negative capacitance for devices 
with different SRO type, is summarised in table 7.1. As we can see, the negative 
capacitance seems to increase as the refractive index of the SRO decreases. This 
implies that the greater the percentage of oxygen in the SRO the greater is the 
negative capacitance. For comparison, we ca.n see that a tunnel oxide MISS made 
by P. Clifton gives a higher negative capacitance value. It was also found that by 
exposing the SRO layer for a few weeks in the clean room ambient before metallisation 
produces a device with a. higher negative capacitance compared with a device with 
the sa.me type of SRO but not exposed to a.ir. 
Table 7.1: The negative capacitance with different types of SRO 
SRO Types n d(A) Device Area 
-ICdl 
SR0157 2.9 304 0.59mm2 95pF 
SR0123 2.5 275 0.59mm2 300pF 
SR0158 < 1.5 100 0.59mm2 877pF 
Oxide 1.46 - 0.89mm2 1275pF 
i .5.6 Effect of Light Illumination on Negative Capacitance 
The MISS device on the sample SR0157 with an electrode area of 0.89mm2 
was used to study the effect of light. on the negative capacitance again using the 
microscope lamp as the light source. Figure 7.21 shows the negative capacitance 
plots and figure 7.22 the 1-V characteristics of the same device under illumination. 
As the illumination was increased, the negative resistance decreases, a.nd the negative 
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capacitance at the same applied voltage increases. This is because, the negative 
capacitance is a function of dl/ dV, so that changing the negative resistance also 
changes the negative capacitance. This effect is very similar to that of electrode area 
and we have shown that the time constant, CdRd, increases with area. Therefore, 
although the magnitude of the negative resistance decreases with light, the time 
constant increases. 
The dependence of capacitance on light illumination can offer an application as 
a light controlled capacitor. A possible application could be as a tuning capacitor in 
an oscillator circuit. 
7.6 MOS CIRCUIT APPLICATIONS OF NEGATIVE CAPACITANCE 
MISS DEVICES 
7.6.1 Introduction. 
Many applications of MISS devices in MOS transistor circuits (MOSMISS) have 
been proposed [15-17]. However, all of them are concerned with the switching action 
of the device. Here we are proposing another potential application of MOSMISS in 
which the stable negative resistance of the MISS is used. 
The charging and discharging process in the output stage of an M OS inverter 
circuit is described in figure 7.23. The speed of the circuit depends on the time taken 
to charge and discharge the load capacitance. For the MOS inverter circuit, the time 
constant for charging is determined by the load resistance RL and load capacitance 
C L, and for discharging the time constant is determined by the 0 N resistance of the 
MOS transistor and the load capacitance. 
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Morant [6] has suggested that the negative capacitance of the MISS can be used 
to reduce the total load capacitance in the MOS circuit so that the time constant 
can be reduced, hence increasing the speed of operation of the circuit. This can be 
implemented by using the MISS device as an active load to form fii. an MOS inverter 
or buffer circuit. Whether or not the combination of the MOS and the MISS will 
behave like inverter or buffer, depends on the magnitude of the negative resistance 
and the circuit configuration. 
7.6.2 Negative Resistance Load Line. 
There are two ways in which the MISS device can be connected as an active 
load in the MOS transistor circuit. 
7.6.2.1 MOSMISS Common Source Configuration 
In this configuration, the MISS device is placed between the drain and the 
supply line, Vdd, as shown in figure 7.24(a). The negative resistance load line in the 
output characteristics of the MOS is shown in figure 7.2.5( a). Figure 7.25{b) shows 
the transfer characteristics of this circuit configuration which was derived from figure 
7.25( a). If the range of input voltage from zero to the switching voltage the output will 
be inverted, and this corresponds to the OFF state of the MISS. If the input voltage 
is in between the switching voltage and the holding voltage of the MISS, the circuit 
behaves like an amplifier, but for the MISS this region is a negative resistance region 
also has a negative capacitance. The third region in the transfer characteristic is the 
ON state of the MISS where the output voltage remains constant with increasing 
input. voltage. 
Now let us consider the effect of the negative capacitance on the total load 
capacitance. As shown in the small signal equivalent circuit figure 7.24(b) the total 
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capacitance Cr is approximately the sum of the load capacitance C L and the negative 
capacitance -ICdl, as the source-drain capacitance of the MOST is very small. 
7.12 
It is clear that, in order to keep the value of Cr negative, CL must be smaller than 
ICdl· The disadvantage of this configuration is that it does not exhibit. an inverter 
characteristic which is neccesary in logic circuit applications. 
7.6.2.2 MOSMISS Common Drain Configuration 
Figure 7.26(a) shows a circuit configuration where MISS device is used as a load 
in common drain. The output voltage of this circuit is the voltage across the MISS. 
The transfer characteristics of the circuit are shown in figure 7.27(a) and 7.27(b) for 
different relative values of the negative resistance and the transistor characteristics. 
The transfer characteristic of figure 7.27(b) is more useful than that in figure 7.27(a) 
because it is an inverter when the input level is above the switching voltage of the 
MISS. Since the negative capacitance of the MISS is in parallel with the load capaci-
tance as shown in figure 7.26(b), the total capacitance will be reduced to (CL -ICdl) 
again. As a result, the transition time of the output voltage is reduced so that the 
operating speed of the circuit has been increased. 
7 .6.3 Graphical Analysis of a Negative Resistance Load Line 
Whether or not the common drain configuration of the MOSMISS circuit will 
behave like an inverter depends on the magnitude of the negative resistance and the 
I-V characteristics of the MOS transistor. By graphical analysis this condition can 
be easily understood. From figure 7.26(a), 
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\lin= VMISS +Vas 7.13 
in general. For two values of input voltage the operating point will be determined as 
in figure 7.28( a), giving 
7.14 
and 
7.15 
Figure 7.28(b) shows that a transfer characteristic having a positive slope derived 
from figure 7 .28( a). For a.n inverter the transfer curve must have a negative slope as 
shown in figure 7 .28( c). The condition for this is, 
or 
i.e. the negative resistance has to be small. 
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7 .6.4 Results and Discussion 
The MISS device on sample SR0158 was used in this experiment on the inverter 
circuit because it has a low magnitude of its negative resistance and a low switching 
current. The I-V characteristics of the MISS required a MOS transistor with the gain 
parameter, {3, of 75f..LA/V2 , and for this purpose a device on a test chip designed by 
M. J. Morant in the School of Engineering and Applied Science, Durham, was used. 
The current-voltage characteristics of the transistor are shown in figure 7.29. The 
transistor together with the MISS device were placed in the measurement box where 
they were connected to form a common drain circuit.. 
The transfer characteristic of the MOSMISS inverter circuit is shown in figure 
7.30 for a MISS size of 0.89 mm2. Since the inverter part of the characteristic begins 
at an input voltage of 13.0 volts, which is the switching voltage of the MISS, the 
lower ( d.c.) level of the input signal must be greater than this. For this purpose, a 
Philips Type PM5716 pulse generator was used enabling the lower and upper levels 
of the input signal to be adjusted anywhere in the range of ±20 volts. It was set to 
levels of 13.5 V and 17.5 V here. Figure 7.31 shows the input and output waveforms 
of the inverter for load capacitances of 330pF, 660pF, and 1 OOOpF. Since the load 
capacitance is in parallel with the negative capacitance, increasing load capacitance 
reduces the total output capacitance, and hences it reduces the time constant. 
' 
The transition from high to low in the output. voltage of the inverter corresponds 
to a shift of the operating point from the switching voltage towards the holding voltage 
and vice-versa for the voltage transition from low to high level. As we can see from 
figure 7.31 both the fall-time and rise-time decrease when the load capacitance is 
increased, but the fall-time, which is smaller in every case, IS more sensitive. The 
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Figure 7.31 Input and output waveforms of the MOSMISS inverter circuit show-
ing the effect of load capacitance. 
difference in fall and rise-times occurs because of the nonlinearities of the negative 
capacitance and negative resistance. The transition from low to high in the output 
voltage it is accompanied by an increase in device negative capacitance. On the other 
hand, the negative capacitance decreases as the voltage moves from high to low levels. 
As a consequence, the effective negative capacitance ( C L - /Cd I) decreases during the 
voltage transition from low to high and increases during the opposite transition. This 
gives rise to a decrease in the time constant for low to high transition and an increase 
' 
during high to low transition. 
As the effective capacitance becomes close to zero, the response in the high to 
low transition is very rapid resulting in overshoot and a damped oscillation as shown 
in figure 7.31. The negative spike could also be due to charge storage in the MISS. If 
the external capacitance is increased further, so that the total capacitance becomes 
positive, a modulated oscillation can be observed at the output, with two different 
frequencies similar to that in the frequency shift keying (FSK) output. 
Figure 7.32 shows the plot of the time constant against the external capacitance, 
showing that the time constant decreases as the capacitance increases. The time 
constant decreases as the total negative capacitance, given by ( -/Cd/ +CL), decreases. 
The variation of the rise-time and the fall-time with the external capacitance at 
an input level of 12V are shown in figure 7.33 and 7.34 respectively. Figure 7.35 and 
7.36 show that both the rise-time and the fall-time of the MOSMISS inverter decrease 
when the input d.c. level was increased. Since Yin = Vcs + VMJss, increasing \lin 
will increase Vcs, pushing the operating point towards the holding voltage where the 
negative capacitance is higher. Therefore, as the input. d.c. level increases the effective 
negative capacitance ( C'r - /C'd/) decreases and reduces the time constant. However, 
the decrease in the time constant is followed by the a decrease in the amplitude of 
the output voltage swing as shown in figure 7.37. This is because the output swing is 
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limited by the holding voltage of the MISS. For these particular circuit components a 
very fast negative capacitance inverter can therefore be made if a low voltage swing 
is acceptable. 
For the purpose of comparison, the rise-time and fall-times in the emitter fol-
lower circuit shown in figure 7.38 were measured with the emitter resistance chosen 
so that the current flow in the circuit was comparable with that in the MOSMISS 
inverter circuit. The rise-time and fall-time with a load capacitance of lOOOpF were 
lOJ.Ls and 40J.Ls respectively. For the MOSMISS inverter circuit the rise-time and the 
fall-time are 12J.Ls and 0.4J.Ls respectively. As we can see, the fall-time is 100 times 
smaller than that in ordinary emitter follower circuit, however, the rise-time is slightly 
greater. 
7. 7 SUMl\.1ARY 
A general review of a negative resistance was given in the first section followed 
by a discussion of the stability of the negative resistance circuit. The circuit. analysis 
has been carried out and it shows that a stable negative resistance only exists if the 
device capacitance is also negative. The stable negative resistance can be realized in 
practice by minimizing the circuit stray capacitances. An intermediate state, which 
was believed to exist in some MISS devices, has been proved to be false and its 
existence is not a device phenomenon but is due to the effect of circuit oscillation. A 
new technique has been introduced to measure the negative capacitance of the MISS. 
It. was found that the negative capacitance is a function of dl/dV in the nega-
tive resistance region. Its value is therefore voltage dependent and it has a minimum 
magnitude somewhere between the switching and holding voltages. The negative ca-
pacitance are not propotional to electrode area due do the two dimentional effect. 
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Since the negative capacitance is dependent on the slope of the negative resistance 
region, the conduction of the SRO films become very important in determining the 
magnitude of the negative capacitance. A less conductive film is found to produce a 
higher negative capacitance. However, this is accompanied with a reduction in the 
switching voltage. It was also found that the negative capacitance is very sensitive 
to light illumination, and it increases as the illumination was increased. All of these 
characteristics are strongly related to the changes in the current-voltage characteris-
tics in the negative resistance region. 
In the last section it has been shown that negative capacitance can be used to 
reduce the total capacitance in an MOS circuit a.nd therefore it ca.n be used to reduce 
the charging and discharging time of an inverter. However, due the nonlinearity of 
the negative capacitance, the charging and the discharging times are different and 
the charging time is higher than the discharging time. The time constants can be 
minimized if a. suitable bia.s and a small input signal are used. 
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CHAPTER EIGHT 
CONCLUSION AND SUGGESTIONS 
FOR FURTHER WORK 
8.1 SUMMARY OF RESULTS 
The purpose of the work presented in this thesis was to study and explore the 
electrical behaviour of a new type of MISS device in a comprehensive way. The senli-
insulating material used for the present device was SRO deposited using an A PCVD 
reactor at a temperature of 650°C. The phase ratio of the reactant gases, R 0 was, 
varied from 0.09 to 0.25 and the deposition time from 0.6 to 2 minute. The SRO 
layer thickness was in the range of 100 to SOOA. The uniformity of the film in this 
range of thickness is far more easy to control compared to that of the tunnel oxide 
with a thickness of the order of 20 to soA. Therefore this material could be an 
alternative semi-insulating film for the MISS device in future. Another advantage of 
the SRO over the tunnel oxide for the MISS is that its conductivity can be controlled 
by changing the composition of the film. 
The switching parameters of the MISS device were found to be very dependent 
on various parameters such as device geometry, SRO thickness, electrode metal, gold 
doping etc. The first two parameters are the most important. in determining whether 
or not the device switches. We have found that the geometrical or two dimensional 
effect is due to the current spreading in the structure. The spreading effect was 
investigated by performing experiments on the effect of electrode area, junction area, 
electrode perimeter and guard ring voltage. All the results from these experiments 
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have shown the same trend which is that the switching voltage increases with the 
spreading area which in turn is increased by the electrode perimeter being increased. 
Increasing the SRO deposition time from 1 to 2 minutes with the gas phase ratio of 0.2 
increased all the switching parameters except the holding current. Other effects such 
as a gold doping, heat treatment, work function difference and film ageing have also 
been explored. The switching voltage was found to decrease and the holding voltage 
increase if the sample is doped with gold. Heat treating the samples was found to 
decrease all the switching parameters. The gold electrode devices have shown quite 
a significant increase in the holding voltage. Finally, the switching voltage decreases 
if the SRO is exposed to air for long periods of time. 
ln dynamic operation the charge stored during the ON state of the MISS, delays 
the switching off process. A double pulse experiment was used to study the effect of 
heat treatment and gold doping on the dynamic operation. It was found that after 
heat treating the device at 400°G the switching characteristics are changed possibly 
due to the presence of electron traps at the interface. The gold doping was found to 
substantially reduce the effect of charge storage and it reduced the switching off time. 
However, the presence of gold atoms in the device also reduces the switching voltage. 
Another interesting phenomenon was also observed in the double pulse measurements. 
If a pulse swing from a negative to a positive level is applied to a device which does 
not contain traps, a similar effect is observed to that for the device containing an 
electron traps. 
ln the three terminal MISS, the switching characteristics become controllable 
and similar to those of a thyristor but with a stable negative resistance. Two types of 
three terminal MISS were made, controlled by majority and minority carrier injection 
respectively. The former is more sensitive to the base current than the latter. The 
control efficiency was found to increase with the emitter area. With the opposite 
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bias, the device exhibits a transistor-like characteristic with a small gain of between 
1 and 3. A new phenomenon has been observed for the first time in which an N-type 
negative resistance is exhibited for base currents of greater than zero if the epilayer 
is very thin. 
The most interesting and novel feature of the MISS device is the negative re-
sistance region. Prior to the present work this region had been found to be stable. 
The stability of the negative resistance in the measurement circuit is shown to be due 
to the negative capacitance of the device. An intermediate state which was present 
in some MISS devices has been shown to be due to circuit oscillation that occurs 
when the total circuit capacitance is positive and the load resistance is greater than 
the magnitude of the negative resistance. The magnitude of the negative capacitance 
was found to be dependent on voltage within the negative resistance region. It. has 
a minimum value somewhere between the switching and holding voltages. On the 
other hand the magnitude of the negative resistance has a maximum at about the 
same voltage as the minimum of the negative capacitance. The magnitude of the 
negative capacitance depends on the slope of the negative resistance region which is 
determined by the switching and holding points. Arcordingly, all parameters which 
governed the switching and holding points of the device, such as geometrical shape 
and size, SRO type, electrode metal etc, also affect the negative capacitance. It was 
also shown that light illumination increased the negative capacitance at a constant 
voltage. 
The important feature of the negative capacitance of the MISS is its ability to 
cancel a positive capacitance in a circuit. This gives rise to possible applications in 
which the load capacitance of a digital integrated circuit can be ~ ." 1 reduced, so 
increasing the switching speed. This can be implemented with an MOS transistor in 
the form of an inverter circuit in which the MISS is used as an active load. 
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8.2 SUGGESTIONS FOR FURTHER WORK 
Almost all the characteristics of the MISS device have been explored in this 
work. Due to a limited time available, the detailed investigation of most of the device 
characteristics has not been attempted. Therefore there are plenty of ways -in which 
this work could be extended in future. Suggestion for future work are given in the 
following section. 
SRO Conduction 
The conduction property of the film used to make the device is very important 
to SRO-MISS operation and it needs to be understood. The conduction mechanism 
was not of particular interest in the present investigation but a thorough study of 
the conduction mechanism in the type SRO films which were used for the MISS 
should be carried out in future work. An effort should be made to improve the 
quality of the SRO films, and this includes modifying the present APCVD reactor 
so that good flow dynamics and a stable temperature can be obtained, and hence 
improved reproducibility. The conduction study can be carried out by performing 
I-V measurements on SRO-MIS structures with a constant thickness but different 
composition and vice versa. The effect of annealing can also be investigated. The 
MIS can be fabricated using different size electrodes and using n and p type substrates 
so that the effect of current spreading can also be investigated. A temperature study 
must also be performed so that the conduction model can be verified. 
Switching Characteristics 
The geometrical dependence of the switching parameters could be further in-
vestigated for an electrode size down to lJ.Lm2 with better electrical isolation so that 
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the junction area could be made as small as possible. Junction isolation made by ion 
implantation is believed to be the best technique to be implemented in future. The 
holding current has been shown theoretically to increase with the doping concentra-
tion in the epilayer. The effect of high current injection, which gives rise to a high 
holding voltage for a very small electrode device, could therefore be reduced by using 
an epilayer with low doping concentration. The effect of electrode perimeter could 
be further investigated by using a different shape of electrode so that the perimeter 
could be increased significantly. These experimental investigations need to be linked 
to a theoretical model which is already being developed. At present the model is 
quite advanced for tunnel oxide devices but it will need to be extended to allow for 
the conduction mechanism in SRO. 
The SRO-MISS structure used throughout this work used an njp+ substrate. 
As has been indicated by some other workers a smaller holding voltage can easily be 
obtained if a pjn+ substrate is used. Therefore this could be further investigated for 
the SRO-MISS. The effect of doping concentration of either n or p epilayer on p+ or 
n+ substrate could also be studied in future. The effect of work function difference 
could be further studied using other electrode metals such as molybdenum, and using 
a variety of types of SRO film . Another alternative electrode is a. polysilicon layer 
which can easily made by closing the NzO valve of the APCVD reactor at the end of 
the SRO deposition. This has the advantage that the problem of atmospheric oxide, 
which grows on the SRO layer before metallisation, could be reduced. 
MIS - Emitter Transistor 
The characteristic of the MIS-emitter transistor could be investigated further by 
using an n+ instead of a p+ collector, and a lower doping concentration in the base. 
This structure has been shown to give high current gain. Therefore this investigation 
could be extended to the use of SRO as the semi-insulator. The dependence of the 
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transistor characteristics on the SRO type has not yet been investigated, and this 
could be done in future work. The peculiar N-type negative resistance behaviour for 
the structure with a very thin epilayer could be investigated. 
Negative Capacitance 
Since the negative capacitance characteristic is believed to be a new feature 
of the MISS, much of the work could be extended to investigate that behaviour in 
different device structures such as the lateral MISS. The dependence of the negative 
capacitance on the device geometry and the SRO composition could be investigated 
in more detail. For circuit applications, measurements on very small and lateral 
MISS devices are very important. Therefore the measurement technique has to be 
improved. The negative capacitance of a MIST has not been investigated in the 
present work. This could be done in future to see the effect of base current on the 
negative capacitance. 
The inverter characteristic of the MOSMISS circuit could be further investi-
gated. MISS devices with high doping concentrations have been shown to have a low 
switching voltage and a small magnitude of negative resistance, and these have an 
advantage when used in the MOSMISS inverter circuit. Therefore for future investi-
gation a high doping concentration MISS device should also be used. Since the stray 
capacitance and inductance of the wiring affects the circuit response of the inverter 
circuit a monolithic MOSMISS circuit should be used. This could possibly be made 
by fabricating the layout shown in figure 8.1. 
Other applications of the negative resistance are as a voltage controlled oscillator 
and as an optical variable capacitance. These two application could be investigated 
further in future. 
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The present work has shown that the SRO-MISS has some very interesting 
properties which could lead to exciting applications. The continuation of the work 
would establish the practical feasibility of these uses. 
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APPENDIX A 
TUNNELLING BETWEEN METAL AND SEMICONDUCTOR 
The·tunnelling current between the semiconductor and the metal can be ex-
pressed as 
A.l 
where 1Msml2 is the matrix element for the transition from the semiconductor to 
the metal, Ps and Pm are the density of states, fs and fm are the Fermi functions 
(probability of occupation) in the semiconductor and metal respectively, Ex and Er 
are the component energies due to perpendicular and transverse momenta to the 
tunnelling barrier. 
Approximately 1 
IM 12- 1 -ry sm - e PsPm(27r)2 A.2 
Substituting A.2 into A.l gives 
47rqm j j _ J = --v- Us - fm )dE e ?] dEy A.3 
and at Er = 0 
A.4 
1 H. C. Card and E. H. Rhoderick, J. Phys. D, 4, p.l589 (1971). 
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A.5 
E let x = kT or E = xkT 
then 
~n= E E dE= kT2looo xdx A.6 
0 1 + exp( E - W) 0 1 + exp( x - Efrm ) 
wh_ic~ is a 'Fermi Dirac integral of order 1, 
Ft(a) = r= xdx 
lo 1 + exp( x - a) 
equation A.6 can be writen as 
Similarly 
foe;, E dE = ( kT)2 FI ( EFn) 
.lo 1 + exp( E - ~~ ) kT 
Substituting these into A.5 we have 
J = 41rqm(kT)2 e-TJ [F (EFm) _ F (EFn)] 
h3 I kT I kT 
= AT2 -TJ [F (EFm) _ F (EFn)] 
e 1 kT 1 kT A.7 
where A is a Richardson constant given by 
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APPENDIX B 
B.l CLEANING PROCEDURE FOR SILICON 
First, the silicon wafer is boiled in a powerful organic solvent to remove grease. 
Then it has to be boiled in a strong oxidising agent to remove organic contamination. 
However this process also causes oxide to grow on the surface of the silicon, and it 
can be removed by dipping the slice in hydrofluoric acid. The slice is then rinsed 
thoroughly in ultrapure water before proceeding to the next stage of processing. 
The details of this procedure are as follows:-
1) The slice was boiled in trichloroethane for 5 minutes and repeated with fresh 
trichloroethane. 
2) The slice was washed in trichloroethane in an ultrasonic bath for 1 minute. 
3) The slice was rinsed in propan-2-ol and then in deionised water or blown-dry 
directly from trichloroethane. 
4) The slice was boiled in "bomb" (1: 1, H202: H2S04) for 30 minutes. 
5) The slice was washed in deionised water. 
6) The slice was dipped in 1 O% HF for 2 minutes or until surface was hydrophobic. 
7) The slice was washed in deionised water, and left it in recirculating deionised 
water for several hours until the resistivity of the water leaving the recirculator 
reached 10 7 Ocm 
8) The slice was now ready for next processing step. 
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B.2 DEPOSITION PROCEDURE FOR CVD REACTOR 
In view of the importance of the exact deposition procedure in determining the 
properties of the films, the exact instructions are given here for later workerf. 
Outside the clean room. 
1) First of all, the high pressure N2 cylinder valve was turned on and the pressure 
was adjusted to 60 psi. Then the low pressure N2 was turned on with the 
pressure adjusted to 30 psi. The clean room low pressure N 2 supply valve 
located below the drying columns was turned on. 
Inside the clean room. 
2) The main power switch located on the wall at. the back of the machine was 
turned on. 
3) The water supply was turned on until the water tank was full. Then the water 
pump was turned on. 
4) The power switch located on the front panel of the machine was turned on. The 
vent/deposit switch should be in the vent mode. The N2/H2 switch should be 
in the N2 mode. The auto/manual switch should be in manual mode. All the 
other gas switches (HCl, N20, SiH4) should be off. 
5) The N 2 pressure regulator on the front panel of the machine was set to 30 psi 
and adjusted to give a main N2 flow rate to 15 litres/minut.e. 
6) The high pressure N2 inlet valve located on the top of t.he machine was opened 
7) The flexible pipe to the back of t.he machine and t.o the fume cupboard was 
attached and then the fan in t.he fume cupboard was turned on. 
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Loading the Samples. 
1) The reactor door was opened by depressing the button on the front panel. 
2) The susceptor was removed using the pull-rod and loading stand. 
--f· 3) The samples were placed on the susceptor at the appropriate positionsand it was 
then pushed back into the reactor chamber so that the mark on the push-rod 
{I was at the edge of the reactor door. Thi.s centred the samples in the chamber. 
4) The reactor door was closed. 
Heating up and Gas Flow Setting. 
1) The potentiometer dial on the front panel was set to the right value for the 
temperature required. 
SetPoint Temperature 
270 700°C 
220 650°C 
170 600°C 
2) The heater switch on the front panel was turned on. 
3) The system was allowed to heat up for about 10 minutes and purged with N 2 
in the vent mode. 
During the 10 minute Purge : 
/" 4) The silane (SiH4) and Nitrous Oxide (N20) cylinders were turned on. The 
SiH4 line to the reactor chamber was opened and both SiH4 and N20 regulators 
were set. to 20 psi. 
5) The N 20 valve on the front panel was turned on and the flowrat.e was set to the 
required value, and then the valve was turned off again. 
161 
6) The SiH4 valve on the front panel was turned on and the flowrate was set to 
the required value, and then the valve was turned off again. 
After 10 minutes Purge: 
7) Both N20 and SiH4 valves were turned on. 
8) The main N2 flowrate was adjusted to 35 litres/minute. 
9) The system purged for 5 minutes. 
Deposition 
1) The deposition time was set using the counter on the front panel. 
2) The manual/ auto switch on the front panel was turned to auto mode. 
3) The vent/deposit switch was turned to deposit mode. 
4) After the required deposition time had elapsed, the vent/ deposit switch was 
turned to vent mode and the manual/ auto switch to manual. 
.5) The heater was turned off. The main N2 was turned back to 15 litres/minute. 
6) The system was allowed to cold down for 1.5 minutes before unloaded the sam-
ples. 
· 7) The silane line was purged and the machine was turned off. 
B.3 LAPPING THE BACK OF THE SAMPLE 
The back of the slice may become covered with oxide during processing. It is 
therefore necessary to clean the back before making back contacts. 
1 ) The slice was placed on a piece of PTFE tape. 
2) A small quantity of diamond compound of 1JJ.m. grain size was squeezed onto 
the slice. 
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3) A small drop of lapping fluid was transferred onto the slice using a PTFE rod. 
4) The slice was polished with the rod in the paste formed by the diamond com-
pound and the lapping fluid until the lapping compound became grey in colour. 
The paste was then washed off with acetone. 
5) The slice was continuously washed in acetone in an ultrasonic bath. This also 
removed the remaining photoresist on the metal electrode. 
6) The lapped surface was etched by applying a few drops of 10% HF using a small 
brush until the hydrophobic condition was observed. 
7) The slice was washed in deionised water several times and dried from propan-
2-ol. 
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APPENDIX C 
LISTING OF COMPUTER PROGRAMS 
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18 
28 
38 
48 
s0 
60 
, .................................................... . 
I• This program is to •eosure 1-V characteristics • 
I• and the switching pora.eters of MISS devices • 
• 
B.Y.M 1986 • 
• 
70 , ••••••••••••••••••••••••••••••••••••••••••••••••••••• 
Bel 
90 DIM Amp(1808},Volts(1808),V_s{120),V_h(120),1~•(120),I_h(120), 
l_o(120) 
100 DIM Ceii${120)(10),Jom(120)(40) 
110 C$-:CHR$(255)1:"K" 
120 0=1 
130 Ent•1 !Entry no: 
140 Pflog=0 I MISS parameters measurement 
150 PRINT " MEASUREMENT MODE" 
160 
170 
PRINT 
PRINT " (1) 
180 PRINT 
190 
200 
PRINT " (2) 
PRINT 
CURRENT - VOLTAGE" 
MISS PARAMETERS" 
210 INPUT "Enter select ion" ,Mod 
220 OUTPUT 2 USING "f,K";C$ ! Clear screen 
230 IF Modz1 THEN Pflogc1 ! Current-voltage measurement 
248 INPUT "Fi lenome:" ,Filename$ 
250 INPUT "Drive number:(e or 1)",Disk 
260 IF Disk•1 THEN Msus 
270 MASS STORAGE IS ":. 700,0" ! Moss storage is set to drive 0 
280 IF Pf logcB THEN 320 
290 GOTO Start 
300 Msus:MASS STORAGE IS ": ,700,1" !Set moss atoroge to drive 1 
310 IF Pflog-1 THEN GOTO Start 
320 INPUT "New data file ?",X$ 
330 IF X$-"Y" OR X$-"y" THEN 370 
3<4-0 GOSUB D i sp I oy 
350 INPUT "Continue ot Entry no. ?",Ent 
360 GOTO Storti 
370 CREATE BOAT Filenome$,120,7•20 !Create file for MISS parometera 
380 GOTO Start 
390 Storti:D-Ent I Entry no. 
480 Start: 
410 
420 Br-e 
430 J-e 
440 Count-e 
450 Vcount-e 
468 Vf lag-0 
470 If lag-8 
488 Vh-108 
490 vs-e 
see l...e 
510 lh-0 
520 Jo-e 
530 lmox-2.E-3 ! set maximum current 
540 
550 IF D>Ent THEN 698 
560 GOTO 580 I Using Electrometer 617 os o voltage source 
570 INPUT "Enter Cll Channel No. (0,1,2,or 3) ...... " ,Chn 
580 INPUT "Enter multiplier foctor ..... ",Mult 
590 INPUT "Starting voltage volue(in volts) .... ",Sto_volt 
688 INPUT "End voltage value( in volts) .... ",End_volt 
618 INPUT "Voltage incrfi!IHtnt(in volta) .... ",lnc_volt 
628 INPUT "MaximUIII current(RETURN for default value(21aA))",IIIax 
638 Rc-(End_volt)/lnc_volt 
648 CREATE BOAT Filen011e$,2•Rc,3•8! create file for 1-V data 
658 IF Pf I ag-1 THEN 780 
668 INPUT "Voltage defining OFF state current",Vo 
678 
688 INPUT "Foetor for increasing voltage increment after Vs",Nvf 
698 INPUT "CHIP 1.0. (eg. G7)" ,Cell${0) 
788 IF Sto_volta8 THEN 720 
710 Sta_volt1~Sta_volt/Mult 
720 lnc_volt1mlnc_volt/Mult 
731 lnc_volt1_s-lnc_volt1•Nvf 
748 Bveer-ABS(lnc_volt) 
758 End_volt1=End_volt/Mult 
760 Volt•Sta_volt1 
770 WAIT .02 
780 CALL Elctr617{Volts(•),Volt,B) 
790 CALL Pico485(Amp(•),Am) ! 
8081 
801! 
810 
828 
831 
848 
850 
860 
878 
880 
898 
908 
910! 
9201 
IF Am>=Imox AND Pflags1 THEN GOTO Store_iv1 
IF M>=lmox AND Pflog-8 THEN GOTO 1430 
Vol ts(J)-B 
Amp(J)-Am 
J ... J+1 
IF J<>58 THEN 710 
GOSUB Brt 
IFBr=1 THEN 1220 
PRINT J,B,Am 
IF Pflag-1 THEN Increment 
Looking for switching par0111eter 
930! ............................................ . 
948 IF lflog-8 THEN Off_current 
958 IF Vflog-8 THEN Testt 
960 IF B<Vh THEN Test2 
970 GOTO Increment 
980 Off_current:lo_test-ABS(B)-ABS(Vo)-ABS(Inc_volt) 
990 IF lo_teat...e OR lo_test>B THEN Test3 
1808 Veer~(B-Vo) 
1010 IF Veer<Bveer THEN Test2 
1020 GOTO Increment 
1030 Test3:1flags1 
1040 lnc_volt1_o-lnc_volt1•2 
1058 GOTO Increment 
1068 Test2:1F lflag-1<0 THEN Test4 
1070 IF Vflag-1<0 THEN Test5 
1080 Vh-8 
1090 lh-An 
1100 GOTO Increment 
1110 Test4:Bveer•Veer 
1120 lo=Am 
1130 GOTO Increment 
1148 Test5:Vs-B 
1158 Is-Am 
1168 GOTO Increment 
1170 Test1:1F B>Vs THEN Test2 
1180 Vcount•Vcount+1 
1198 IF Vcount<>3 THEN Incr~ent 
12M Vf lag-1 
1211 lncr~ent: ! Increase voltage 
1228 IF Pflag-1 THEN 1258 
1238 IF lflag-1 THEN lnc_volttclnc_voltt_o 
1248 IF Vflag-1 THEN lnc_volt1•1nc_volt1_s 
1250 Vol t""Vol t+lnc_vol tt 
1268! IF Volt>-End_volt1 THEN lnc_volt1c(-1)•1nc_volt1 
1270 IF Volt>-End_voltt THEN 1380 
1280! IF Volt<•Sta_volt THEN 1200 
1290 GOTO 770 
1300 FOR 1=0 TO J-1 
1310 PRINT Volts(I),Anp(I) 
1320 NEXT I 
1330 IF Pflag=0 THEN 1380 
1340 Store_iv1: ASSIGN Ofile TO Filename$ 
1350 FOR 1=1 TO J 
1360 OUTPUT Ofile,I;Volts(I),Amp{l) 
1370 NEXT I 
1380 Reset_vso: Voltc0 
1390 WAIT 0.5 
1400 CALL Source(Volt) 
1410 IF Pflag-1 THEN 1688 
1420 PRINTER IS PRT 
1438 PRINT "Filename";Filename$,"CHIP I.O.:";Cell$(0), 
TIME$(TIMEOATE)iDATE$(TIMEDATE) 
voltage decrement 
1440 PRINT "Vs:";Vs;" Vh:";Vh;" ls:";ls;" lh:";lh;" lo:";Jo 
1450 PRINTER IS CRT 
1460 FOR Jc5 TO 10 
1470 BEEP 81 .38, .06 
1488 NEXT I 
1490 INPUT "Write results to disc ?(Y/N)",X$ 
1580 IF X$<>"Y" THEN 1718 
1510 V_s(D)•Vs 
1520 V_h(D)sVh 
1530 l_s(D)•Is 
1540 l_h(D)slh 
1558 l_o(D)•Io 
1568 Jom$(D)•TIME$(TIMEDATE)iOATE$(TIMEOATE) 
1570 I ....... . 
1580 INPUT "Store I-V values on disc ?",A$ 
1590 IF A$a"Y" OR A$-:"y" THEN GOSUB Store_iv 
1600 INPUT "More measurements ?{Y/N) ... <RETURN>" ,X1$ 
1610 IF X1$<>"Y" THEN 1648 
1620 D-0+1 
1638 GOTO Start 
1640 ASSIGN OFile TO Filename$ 
1658 FOR D-Ent TO 0 
1668 Output: OUTPUT Ofile,D;V_s(D),V_h(O),I_a(D),I_h(O),I_o(D), 
Ceii$(D),Jom$(0} 
1678 NEXT 0 
1680 ASSIGN OFile TO • I Close the file 
1690 GOSUB Display 
1780 GOTO 2810 
1710 INPUT "More measure~~ent ?(Y/N) ... <RETURN>" ,X2$ 
1720 IF X2$-:"Y" THEN Start 
1730 GOTO 1648 
1740 STOP 
1758 Store_iv: 
1768 
'Store 1-V values from mode 2 
INPUT "FILENAME:". r i I ename2$ 
1778 FllenCIIN2$-F'IIenGM$aCeii$(D) 
1788 MASS STORACE IS .. : I 788 I 1" 
1798 CREATE BDAT Flle,...2$~3H~2•8 
1888 ASSIGN ePath TO Fi lena~ae2$ 
1818 FOR 1•1 TO J-1 
1828 OUTPUT ePath~I:Yolta(I)~~P(I) 
1838 NEXT I 
1848 ASSIGN 8Path TO o 
1858 MASS STORAGE Is .. : I 788 I 8" 
1868 RETURN 
1878 Display: 
1888 ASSIGN ePath TO Fi lencne$ 
1818 IMAGE DD~3X~ZZ.DD~3XIZZ.DDI3XID.3D~3XID.2D£~3XID.2DE 1 3X 1 4A 1 1X 1 28A 
1988 ON END ef'i le GOTO 1858 
un8 FOR 1•1 To 121 
1928 ENTER eFile 1 I;V_a(I) 1Y_h(l) 1 l_a(I)~I-h(l) 1 l_o(I) 1 Cell$(1) 
1938 PRINT USING 1898;1;Y_a(I)~V-h{I),I_e(I)~I-h(l),l_o(l), 
Ceii$(1),Jom$(1) 
1948 NEXT I 
1958 RETURN 
1968 Brt: 
1978 IF ABS(B)>-ABS(28•Inc_volt1) THEN 2888 
1988 Br•1 
1998 PRINT "Device breakdown• 
2888 RET~ 
2818 END 
2828 
2838 
2848 
2858 
2868 
, ........................................................ . 
I• IEEE-488 aubprogroma • 
, ........................................................ . 
2878 , ••••••••••••••••••••••••••••••••••••••••••••••••••••• 
2888 Subprogram for CIL 20 (Digital to Analog Converter 
2898 , ••••••••••••••••••••••••••••••••••••••••••••••••••••• 
2188 SUB CII28(Yolt~Chn~Y) 
2118 ASSIGN etll TO 712 
2128 CLEAR OCII 
2138 TRIGGER etll 
2148 ON TIWEOUT 7 I .85 GOSUB Hpib 
2158 ~ eti I; "A,WR1,WE110D810b2~CX>3" 
2168 SEND 7;UNL 
2178 ABORT 7 
2188 v-3276.7•Yolt 
2198 CLEAR GCi I 
2288 ON TIMEOUT 7, .1 GOSlll Hplb1 
2218 OUTPUT etii;"WV1";Y;",1" 
2228 ON TIMEOUT 7 I .1 GOSlll Hplb1 
2238 SEND 7; UNL 
2248 Abort 7 
2258 WAIT 1 I Delay for 1 aecond 
2268 CLEAR ec I I 
2278 OUTPUT .CII: "A,WR1~WE1,CIOI~Cl02~0D3" 
2288 SEND 7;UNL 
2298 ABORT 7 
2318 GOTO 2388 
'JIB ·ipeb 
2J28 
2338 
2348 Hplb1: 
2358 
STATUS 7,7;A 
IF BIT(A,4)•1 THEN CONTROL 7,3;16 
RET~ 
STATUS 7. 7;A · 
IF BIT{A,4)•1 THEN CONTROL 7,3;16 
2368 ¥-3276.7•Yolt 
2378 RETURN 
2388 SUIEND 
2391 ••••••••••••••••••••••••••••••••••••••••• 
2481 I Subprogram for Keithly 485 Picoa.meter 
2418 I••······································ 2428 SUB Plco485(Amp(o),Am) 
2438 ASSIGN ePico TO 722 I Assign to device address 
2448 CLEAR OP i co 
2458 REMOTE eP i co 
2468 OUTPUT ePico;"RIX" I setr device to autorange mode 
2478 OUTPUT ePico;"G1X" I do not send prefix 
2481 ENTER OPico;Am I send data from device to controller 
2498 SUBEND 
2588 ••••••••••••••••••••••••••••••••••••••••• 
2518 I Subprogram for Keithly 195 System DMW 
2528 ••••••••••••••••••••••••••••••••••••••••• 
2538 SUB Dmn195(Amp(o),Am) 
2~ ASSIGN 0Dnn195 TO 719 
CLEAR 0Dnllll195 
REMOTE 00.195 
OUTPUT 00mm195;"F3X" 
OUTPUT ODnn19S;•Rex 
OUTPUT 80mm195;"G1X" 
TRIGGER 001111195 
IDe Alllleter 
!Auto mode 
ldo not send prefix 
2558 
2568 
2578 
2588 
2598 
2688 
2618 
2628 
2638 
ENTER 00nm195;Am lsend data to controller 
WAIT .82 
2648 Hpib1: 
2658 
2668 
GOTO 2688 
STATUS 7,7;A 
IF BIT{A,4)=1 THEN 2678 
CONTROL 7 ,3; 16 
2678 RETURN 
2688 SU8END 
2698 I••···················································· 2788 I Subprograms for Keithly 617 Programaable Electrometer 
2718 I••···················································· 2728 a) aa a voltage eource and voltmeter 
2738 
2741 SUB £1ctr617(Volte(•),Volt,B) 
2758 ASSIGN OEic TO 711 
2768 CLEAR OEic 
2778 REMOTE oE I c 
2788 OUTPUT OE1c;"D1Y";Volt;"01X" !voltage eource ON 
2718 OUTPUT OEic;"FIX" !function aa a voltmeter 
2888 OUTPUT OEic;"RIX" lautorange 
2811 OUTPUT OEic;"CIX" lzero check off 
2821 OUTPUT OEic;"BIX" I read mode -electrometer 
2838 OUTPUT OE1c;"G1X" ldo not send prefix with data 
2841 WAIT .88 !Delay 
2851 ENr~ OEic;B lsend data to controller 
2868 SUBEND 
2871 
2888 ·---------------------------------· 9  lb) £!•• trt.~~~~eter 617 ae a voltage source only 
2988 ·---------------------------------11 ~ ~~rce(Volt) 
2921 ASSIGN .Source TO 711 
2938 REMOTE .Source 
2948 OUTPUT 0Source;"D1V";Yolt;"01X" 
2958 WAIT 1 !Delay for 1 second 
2968 SUB END 
2971 I••·········································· 2981 I Subprogram for Keithly DWM 175 
3811 I••·········································· 3111 
3121 
3131 
3141 
3158 
SUB Wulti175(Amp(•),Am) 
ASSIGN 0Multl175 TO 724 
R~TE CMultl175 
ENTER eMulti175;Am laend data to controller 
SUB END 
10 I••··························································· 
20 
30 
40 
50 
This program AUTOTETRAN is to measure the common emitter • 
characteristics of a transistor 
B.Y.M. Dec 1986 
• 
• 
• 
60 I••··························································· 70 
80 
90 
DIM Amp(1000),Volts(1000),Curt(1000) 
C$-:CHR$(255)&:"K" I 
OUTPUT 2 USING "f,K";C$ I to clear screen 
100 INPUT "Fi lename:",Fi lename$ 
110 INPUT "Drive number: (0 or 1 )",Disk 
120 IF Diak•1 THEN Msus 
130 MASS STORAGE IS ":,700,0" 
140 GOTO Create_file 
150 Msus: MASS STORAGE IS_":,700,1" 
160 Create_fi le: CREATE BOAT Fi lename$,300,3•8 I create file for I.V data 
170 Start: I 
180 I 
190 J-0 
200 Step_no-0 
210 INPUT "Enter mu It i pI i er foetor ....... " ,Mu It 
220 INPUT "Starting voltage volue(in volts) .... ",Sta_volt 
230 INPUT "End vol toge va I ue( in vo Its) ..... ", End_vo It 
240 INPUT "Voltage increment(in volts) ..... ",lnc_volt 
250 INPUT "Initial base current",lnit_c 
260 INPUT "Current atep",C_atep 
270 INPUT "Number of step",No_step !number of bose current steps 
280 INPUT "Voltage limit",VIim !voltage limit for the current source 
290 IF Sto_volt-0 THEN 310 
300 Sto_volt1•Sta_volt~ult 
310 Inc_volt1mlnc_volt~ult 
320 End_volt1=End_volt~ult 
338 Volt.Sta_volt1 
34e Cu r-1 n i t_c 
350 WAIT .82 
368 CALL C_eource(Curt(•),Cur,VIim) 
378 CALL Elctr617(Volts(•),Volt,B) 
388 CALL Pico485(Amp(•),Am) 
3901 
400 J•J+1 
410 Volts(J)-B 
420 Amp(J)•Am 
430 Curt(J).Cur 
440 PRINT J,B,Am,Cur 
450 IF Volt>cEnd_volt1 THEN Step 
460 Increment: VoltmVolt+lnc_volt1 
470 GOTO 370 
480 Step: WAIT 
490 Step_no=Step_no+1 
500 Cur-cur+C_step 
510 IF Step_no>=No_step THEN 540 
520 Volt=Sta_voit1 
530 GOTO 350 
540 FOR Ic1 TO J 
550 PRINT Volts(I),Amp(I),Curt(I) 
560 NEXT I 
570 Vol t-e 
580 CALL Source(Volt) 
590 Cur•0 
600 CALL C_source(Curt(•).Cur,VIim) 
! ........................................... . 
END 
ASSIGN OFile TO Filename$ 
FOR 1+1 TO J 
OUTPUT OFi le,I;Volts(I),Amp(I),Curt(I) 
NEXT I 
ASSIGN DFile TO • !close the file 
FOR I"'5 TO 10 
BEEP 83.14•1, .02 
NEXT I 
610 
620 
630 
640 
650 
660 
670 
680 
690 
700 
710 
720 
730 
740 
750 
, ........................................................ . 
IEEE-488 subprograms • 
, ........................................................ . 
760 , •••••••••••••••••••••••••••••••••••••••• 
770 I Subprogram for Keithly 485 Picoammeter 
780 , •••••••••••••••••••••••••••••••••••••••• 
790 SUB Pico485(Amp(•),Am) 
800 ASSIGN OPico TO 722 I Assign to device address 
810 CLEAR OPico 
820 RD«>TE OP i co 
830 OUTPUT 0Pico;"R0X" I setr device to autorange mode 
840 OUTPUT OPi co; "G1X" I do not send prefix 
858 ENTER OPico;Am ! send data from device to controller 
860 SUBEND 
870 , •••••••••••••••••••••••••••••••••••••••••••••••••••••• 
888 I Subprograms for Keithly 617 Programmable Electrometer 
891 , •••••••••••••••••••••••••••••••••••••••••••••••••••••• 
988 a) as a voltage source and voltmeter 
910 
920 SUB Elctr617(Volte(o),Volt,B) 
930 ASSIGN OEic TO 711 
948 CLEAR OEic 
958 RD«>TE OE I c 
960 OUTPUT DE1c;"D1V";Volt;•o1X" !voltage source ON 
970 OUTPUT 0Eic;"F0X" !function as a voltmeter 
980 OUTPUT OE I c; "R0X" I aut orange 
990 OUTPUT OE I c ; "C0X" I zero check off 
1000 
1010 
1020 
1030 
1040 
1050 
SUB END 
OUTPUT 0Eic;"B0X" !read mode -electrometer 
OUTPUT OEic;"G1X" !do not send prefix with data 
WAIT .08 !Delay 
ENTER OEic;B !send data to controller 
1060 !-=-===-==---=========-============== 
1070 lb) Electrometer 617 as a voltage source only 
1080 
1090 SUB Source(Volt) 
1100 ASSIGN OSource TO 711 
1110 RD«>TE OSou rce 
1120 OUTPUT 0Source;"D1V";Volt;"01X" 
1130 WAIT 1 I De I ay for 1 second 
1140 SUBEND 
1150 , ••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
1160 ! Subprogrom for Keithly 220 Programmable current source 
1170 , ••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
1180 SUB C_source(Curt(•).Cur,VIim) 
1190 ASSIGN OC_s TO 712 
1200 CLEAR OC_s 
1210 REMOTE OC_s 
1220 OUTPUT OC_s;"ReM1X" 
1230 OUTPUT OC_s; "01V" ;VIlm; "r1X" 
1240 OUTPUT OC_s; "001" ;Cur; "F1X" 
1250 WAIT .5 
1260 SUBEND 
APPENDIX D 
STATISTICAL RESULTS OF THE SWITCHING PARAI\1ETERS 
This appendix contain details of statistical result of \1'5 , Vh, ]5 and h for the 
small MISS structure with different. electrode sizes. All the switching parameters 
were measured by an automated system. The bar charts were plotted by a computer 
program called 'MISSHISTO' which was specially developed for this purpose and 
also calculate the mean, standard division and confidence of interval of the switching 
parameters. 
Figure Dl to D9 is the bar charts of the switching parameters for MISS with 
an electrode sizes of 200x200pm, 160x160JLm, lOOxlOOpm, 80x80f.Lm, 60x60pm, 
40x40pm, 20x20pm, lOxlOp.m and 5X5f.Lm respectively. 
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Parameters V:,(Volts) Vh(Volts) I,(mA) h(mA) 
Device Area v, Std. dev Conf. intv vh Std. dev Conf. intv 1, Std. dev Conf. intv 1h Std. dev Conf. intv ! 
I 
200x200~-tm 28.63 4.41 27.58-29.66 5.45 0.94 5.23-5.67 0.031 0.060 0.016 -0.044 0.359 0.131 0.328 - 0.39 J 
160x160~-tm 28.65 3.44 27.81-29.49 5.43 0.82 5.23-5.62 0.037 0.018 0.033 -0.042 0.602 0.917 0.579'-0.625 i 
I 
100x100~-tm 28.55 3.14 27.85-29.24 5.81 0.85 5.62-6.00 0.051 0.0258 0.045-0.056 0.678 0.132 I 0.648-0.707 1 
I 
80x80~-tm 28.38 3.28 27.68-29.08 5.78 0.82 5.60-5.95 0.038 0.016 0.035-0.042 0.656 0.106 0.633-0.678 
60x60~-tm 28.57 3.31 27.84-29.30 5.57 0.83 5.39-5.75 0.045 0.014 0.042-0.048 0.726 0.128 0.698-0.754 ' 
I 
40x40~-tm 29.14 3.02 28.53-29.75 5.67 0.86 5.50-5.85 0.054 0.025 0.049-0.059 0.79 0.144 0.761-0.82 
20x20~-tm 30.37 3.18 29.76-30.97 8.51 1.57 8.21-8.81 0.047 0.03 0.041-0.052 0.176 0.341 0.169-0.182 1 
lOx 10~-tm 32.40 3.77 31.67-33.13 18.21 2.04 17.82-18.61 0.035 0.025 0.03-0.04 0.82 0.30 0. 762-0.879 
5x5~-tm 32.75 3.32 32.12-33.38 21.77 1.37 21.51-22.03 0.034 0.027 0.029-0.039 0.857 0.343 0. 792-0.922 
~--
- ----- ----- ---- -
Switching parameters of nonisolated MISS measured on wafer no. 1 
Junction Area= 240 x 240J.£m 
Parameters Vs(Volts) Vh(Volts) ls(JLA) h(JLA) 
Device Area Vs Std. dev Conf. intv vh Std. dev Con£. intv Is Std. dev Conf. intv Ih Std. dev Con£. intv 
160 x 160J.£m 13.49 2.92 12.50-14.48 4.76 0.65 4.54-4.98 28.2 8.99 25.1 -31.2 3202 170 262-378 
80 x 80J.£m 24.51 3.92 20.39-28.62 5.06 0.18 4.87-5.25 9.36 4.48 4.32-14.4 612 144 461-764 
60 x 60J.£m 27.53 3.76 25.11-29.94 5.46 0.40 5.20-5.72 7.01 3.77 4.58-9.44 783 257 618-949 
40 x 40~-tm 29.82 3.41 27.38-32.26 5.94 0.31 5.72-6.16 2.33 1.50 1.26-3.41 1500 227 1340-1660 
20 x 20J.£m 33.84 2.11 32.33-35.35 24.75 4.97 21.20-28.31 0.736 0.436 0.425-1.05 162 118 782-247 
Junction Area= 200 x 200J.£m 
Device Area Ys Std. dev Conf. intv vh Std. dev Con£. intv Is Std. dev Con£. intv Ih Std. dev Con£. intv 
100 x 100J.£m 15.52 2.66 14.26-16.79 4.92 0.39 4.73-5.11 18.0 13.3 16.6 -24.3 303 74.4 267-338 
• 
Switching parameters of an isolated MISS of wafer no. 1 
Junction Area= 160 x 160JLm 
Parameters V.,(Volts) Vh(Volts) I,(JLA) lh(JLA) 
Device Area v, Std. dev Conf. intv vh Std. dev Conf. intv 1, Std. dev Conf. intv 1h Std. dev Conf. intv 
100x100JLm 18.44 2.59 16.77-20.10 5.14 0.47 4.84-5.44 12.5 3.42 10.3 -14.7 377 66.1 334-419 
Junction Area= 120 x 120JLm 
Device Area v, Std. dev Conf. intv vh Std. dev Conf. intv 1,, Std. dev Conf. intv 1h. Std. dev Conf. intv 
100x100JLm 5.1 0.561 3.78-6.49 4.43 0.39 3.46-5.40 8.79 1.87 4.14-13.4 94.1 17.8 49.9-138 
80x80JLm 19.02 5.36 17.75-20.28 5.21 1.44 4.87-5.55 11.0 24.0 5.35-16.7 389 174 348-430 
40x40JLm 23.82 4.97 20.27-27.37 5.81 0.50 5.46-6.17 7.8 9.3 1.15-14.5 1010 288 804-1210 
.. 
20x20JLm 29.67. 3.10 27.28-32.06 23.00 4.84 19.27-26.72 1.14 0.48 0.77-1.51 191 96.8 117-266 
Switching parameters of an isolated MISS of wafer no. 1 
APPENDIX E 
VARIATION OF SPREADING AREA WITH ELECTRODE 
PERIMETER 
For a circular electrode of radius r the spreading area is 
~)\ 
,-- ..... 
'G.;' ',
' r \ I I 
\ I 
\ I 
' , 
.... ;' 
- ... 
E.1 
--1 For an ~'longated electrode of the same area, length l and width d as shown 
below 
---l---... 
,-- ------ --------' 
, ' 
(( f ))-~ 
.... ____ --- ------ __ , 
the spreading area is 
E.2 
The spreading area as a function of l / d for contant electrode area is shown in 
t.able below. 
lfd Aspl /Asp 
0 1 
0.68 1.05 
1.82 1.18 
3.49 1.37 
5.79 1.59 
8.70 1.84 
12.12 2.10 
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APPENDIX F 
STABILITY OF A CIRCUIT CONTAINING NEGATIVE RESISTANCE 
The Laplace transfer function of the small signal negative resistance circuit is 
shown in figure 7.4 can be written as, 
F.l 
where oVd( t) and oV5 ( t) are the perturbed voltages across the device and the supply 
respectively. 
Simplifying, 
( . Rd H s) = ----------
Ra + (RL + sL )(1 + sRdCd) F.1.1 
1 
1 + RLJ Ra + sLJ Rd + sRLCd + s2 LCa F.1.2 
Therefore, 
F.2 
The term in brackets { } can be factorised into, 
( s + A)( s + B) = s2 + s( A + B) + AB F.3 
where, 
F.3.1 
167 
and 
then 
From (F.3.2) and (F.3.1f 
substituting ( F.4) into ( F.3.2), 
Let 
then, 
B = L + RdRLCa =f ~ (L + RaRrCa)2 _ 4Rd + RL 
2LCdRd 2 LCaRa · LCaRa 
X = _L_+_R_a_R_L_C_d 
2LCdRd 
and 
A= X+ ~VY and 
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F.3.2 
A.4 
F.5 
F.7.1 
·.,.f. .. •fi' .... 
or 
A= X- ~JY 
2 
and 
1 
B=X+-VY 
2 
The Laplace transfer function in ( F.2) can therefore be simplified to, 
or 
1 H(s) = -{(s + A)(s + B)}- 1 
LCd 
1 { 1 1 }-1 H(s) = - (s +X+ -VY)(s +X- -JY) 
LCd 2 2 
F.l SOLUTIONS 
F.7.2 
F.8 
In equation F.8, Y can have positive or negative values, and hence there are 
two possible solutions for the transfer function. 
Case 1, Y positive. 
The inverse Laplace transfer function in F.8 can be written as, 
i>Fa(t) _ 1 { -(X+ ~VY)t -(X- ~vlf)t} 
1 
= L 1 H( s) = e 2 - e 2 
bl s(t) LCdJY 
F.9 
r As we can see, if both (X+ ~VY) and (X- ~yY) in (F.9) are positive, the 
voltage across the device, oVd( t ), decreases with time (i.e. it is damped) and the 
169 
circuit is in a stable condition (figure 7.5(b)). However, if either (X+ ~vY) and 
(X- !vY) is negative, Vd(t) grows exponentialy, and the circuit is unstable (figure 
7.5(a)). 
Case 2, Y negative. 
Equation F.9 can be rearranged as, 
-2 -Xt. h(vYt) 
= e Sln --
£CavY 2 F.lO 
and for Y negative, JY can be written as j -/Y, and from the trigonometric relation 
sinhj(at.) = j sin( at), equation F.lO can be written as, 
. 2 -Xt -/Yt l'd(t) = J IY( sin(-.-) 
LCd\ }' 2 F.ll 
From ( F.ll) it is clear that if X is positive (poles in the left half plane) Vd( t) 
is a damped oscillation as shown in figure 7 .S( d), and if X is negative (poles in the 
right half plane) the voltage across the device is a growing oscillation, as shown in 
figure 7..5( c). That. is to say the, circuit will be stable if X is positive and unstable if 
X is negative. However, if X = 0, Vd( t) is a constant oscillation. 
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F.2 EVALUATION OF STABILITY CONDITIONS 
The circuit parameters which determine the stability of the NDR circuit can be 
obtained by evaluating the stability conditions of the equations F.9 and F.ll. We 
will first consider Case 2 and equation F.ll in which Y is negative. 
Case 2, Y negative. 
We have shown that the circuit is unstable if X is negative, and from ( F.6 ), X 
can be expressed as, 
F.l2 
a) Assuming Cd is positive and the device resistance is negative, Rd = -IRJI, 
then ( F.12) becomes, 
-1 RL 
X= +-
2CdiRdl 2L 
Therefore, the circuit is unstable if, 
or 
and the circuit is stable if, 
L 
RL < ---
CdiRdi 
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F.13 
F.l3.1 
F.13.2 
b) Assuming that the device capacitance is also negative, Cd 
Then 
is always positive. Therefore the circuit is always stable if Cd is negative. 
For Cd positive the above conditions (equation F.l3.1 and F.l3.2) are true for 
X, where Y is negative. Therefore must also consider the circuit parameters required 
to make Y negative. The expression for Y in equation F.6 can be writen as, 
y _ L 2 + 2LRdRLCd + R~RICJ- 4(Rd + RL)(LCdRd) 
- L2CJR~ 
Substituting Rd = -IRdl into equation F.15, 
or 
y = L 2 + IRdi 2(RLCd) 2 - 2RLCdiRdiL- 4IRdjlCdL 
(LCdiRd! f 
y = (L + IRdiRLCd) 2 - 4IRdl 2 LCd 
(LCdiRdi) 2 
Then Y will be negative if, 
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F.15 
F.l6 
F.17 
or 
or 
F.18 
Therefore, the condition for Y -ve and X +ve if Cd +ve, are given by equation 
F.l3.1 (condition for X) and in F.18 (condition for Y). If L = I011H, Cd = lOOpF, 
and IRdl = lOkO then the condition for X is RL < 100, and the condition for Y is 
RL < 6000. 
Now let us see what will happen if Cd is negative. By substituting Cd = -IC dj 
in equation (F.16), Y can be expressed as, 
y = L2 + IRdi 2RjJCdl 2 - 2RLICdiiRdiL + 4IRdi 2 ICdiL 
(LICdiiRdl)2 
As we can see Y will only be negative if, 
F.l9 
F.20 
Using the previous values of L, ICJI, and IRdl, for RL = lkO, 1Mf2, and 
100Mf2 the left-hand side (L.H.S) is always less than the right-hand side (R.H.S.) as 
shown below. 
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RL(fl) L.H.S. R.H.S. 
103 2 X 10-8 10-6 L.H.S. < R.H.S. then Y +ve 
106 2 X 10-S 10° L.H.S. < R.H.S. then Y ==::::;. + v e 
108 2 X 10- 3 104 L.H.S. < R.H.S. then Y ==::::;. + v e 
This shows that Y is never negative if Cd is negative. Therefore there is no 
oscillation condition for Y negative (case 2) if Cd negative. 
Case 1, Y positive. 
For the case of Y positive we have shown that the circuit is unstable if either 
(X+ ~VY) or (X- t.JY) is negative. 
a) Assuming Cd is positive, 
, -1 Rr 
..-\ = +-
2CdiRdi 2L 
From ( F.l7) Y is positive if, 
F.21 
The first term (X+ tJY) will be negative if X is negative (Y is positive by 
definition), and X will be negative if, 
F.22 
174 
Now, what is the practical condition to make the L.H.S of equation F.22 less 
than the R.H.S.?. Using the values of Cd = 100pF, IRdl = 10k!1 we can see from 
the table below that X will only be negative if L is very large. But in the practical 
measuring circuit L « 0.1mH, so the L.H.S is always greater than the R.H.S, that is 
to say, X is always positive for Y positive. 
L(H) L.H.S. R.H.S. 
10-1 104 105 L.H.S. < R.H.S. then X =::::::;. - v e 
10-2 104 104 L.H.S. = R.H.S. then X =::::::;. - v e 
10-3 104 103 L.H.S. > R.H.S. then X =::::::;. +ve 
10-4 104 102 L.H.S. > R.H.S. then X =::::::;. + v e 
The second term (X- ~JY) will be negative if, 
and 
then 
F.23 
Substituting Y from F.17 into F.23, 
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(L + IRdiRLCd)2 - 4IRdl2 LCd (RLCdiRdl) 2 - 2LRLCdiRdl + L 2 
(LCdiRdl) 2 > (LCaiRdl)2 
or 
F.24 
Therefore for the measuring circuit where L is very small ( ~ O.lmH), the term 
(X- !JY) will be negative (unstable condition) if RL > IRdl, and the term (X+ 
~ JY) is always positive. Hence, for Cd positive the condition for stability is given 
by expression F.25, 
b) Assuming Cd is negative, 
Then 
Y = L 2 + ( IRaiRLICdl)2 - 2( IRdiRLICdiL + 4IRdl 2 LICdl 
( L ICdiiRd I )2 
y = ( L - I Rd I R L I c d 1)2 + 41 Rd 12 L I c d I 
( L ICdiiRal)2 
The circuit is unstable if either (X + ~ .JY) or (X - ~ JY) is negative, 
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F.25 
F.26 
F.27 
where Y is positive by definition. Therefore (X+ ~.JY) always positive. 
F.28 
so (X+ ~ VY) will be negative if !vY > X or Y > 4X2 
(L -IRaiRLICdl)2 + 4IRdi 2LICdl 4(L + IRaiRLICdl) 2 
(LICdiiRdl)l > 4(LICaiiRdl)2 
or 
F.29 
Therefore, if C:d is negative the circuit will only be unstable for RL < IRdl 
F.3 CONCLUSIONS 
1. The negative resistance circuit with Cd positive is unstable for all values of RL. 
2. The circuit is unstable for any RL( < Rd) with the rising exponential type of 
response irrespective of the sign of Cd. 
3. The circuit is stable if RL > Rd and Cd is negative. 
177 
